21 research outputs found

    The mixed analog/digital shaper of the LHCb preshower

    Get PDF
    The LHCb preshower signals show so many fluctuations at low energy that a classical shaping is not usable at all. Thanks to the fact that the fraction of the collected energy during a whole LHC beam crossing time is 85%, we studied the special solution we presented at Snowmass 1999 workshop. This solution consists of 2 interleaved fast integrators, one being in integrate mode when the other is digitally reset. Two track-and-hold systems and an analog multiplexer are used to give at the output 85% of the signal plus 15% of the previous one. These 15% are digitally computed from the previous sample, and subtracted. A completely new design of this solution had to be made. This new design is described, including new methods to decrease the supply voltage and the noise, as well as to increase the quality of the reset and the linearity. An output stage, consisting of an AB class push-pull using only NPN transistors is also described. Laboratory and beam test results are given. (5 refs)

    A mixed analog/digital shaper for the LHCb preshower

    Get PDF
    This note describes, first, the experimental and theoretical studies of the LHCb's preshower signals performed with a prototype cell. Four designs of the very front end electronic are then discuted and a choice is proposed

    LHCb calorimeters: Technical Design Report

    Get PDF

    LHCb magnet: Technical Design Report

    Get PDF

    LHCb inner tracker: Technical Design Report

    Get PDF

    LHCb RICH: Technical Design Report

    Get PDF

    LHCb muon system: Technical Design Report

    Get PDF

    Electronique front-end du ECAL

    No full text

    Very front-end electronics for the LHCb preshower

    No full text
    This note describes a fully synchronous solution for the very front-end eletronics associated to the I,HCb preshower detector. After reminding first the main characteristics of the expected signal, the general design and the main features of this board are given. Integration of the analog signal is done on an ASIC, with LO-bit dynamic range, placed as close as possible to the read-out system. I: first results of a prototype are shown. Only the analog part is presented here, the digital part being on another board placed above the IICAI. and described in a companion note
    corecore