375 research outputs found
Ethernet - a survey on its fields of application
During the last decades, Ethernet progressively became the most widely used local area networking (LAN) technology. Apart from LAN installations, Ethernet became also attractive for many other fields of application, ranging from industry to avionics, telecommunication, and multimedia. The expanded application of this technology is mainly due to its significant assets like reduced cost, backward-compatibility, flexibility, and expandability. However, this new trend raises some problems concerning the services of the protocol and the requirements for each application. Therefore, specific adaptations prove essential to integrate this communication technology in each field of application. Our primary objective is to show how Ethernet has been enhanced to comply with the specific requirements of several application fields, particularly in transport, embedded and multimedia contexts. The paper first describes the common Ethernet LAN technology and highlights its main features. It reviews the most important specific Ethernet versions with respect to each application fieldâs requirements. Finally, we compare these different fields of application and we particularly focus on the fundamental concepts and the quality of service capabilities of each proposal
Recommended from our members
Protocols for Loosely Synchronous Networks
This paper overviews a novel transfer mode for B-ISDN: Loosely-synchronous Transfer Mode (LTM). LTM operates by signaling periphery nodes when destinations become available. No frame structure is imposed by LTM, thus avoiding adaptation layers. Additionally, LTM can deliver a spectrum of guaranteed quality of services. New Synchronous Protocol Stacks (SPSs) build on LTM by synchronizing their activities to LTM signals. Such signals can be delivered directly to applications that may synchronize its operations to transmissions, thus minimizing buffering due to synchronization mismatches. SPSs can use current transport protocols unchanged and, potentially, enhance them with the real-time capabilities made possible through LTM
Multimedia Networks: Fundamentals and Future Directions
Multimedia has become an integral part of computing and communications environment, and networks are carrying ever-increasing volume of multimedia information. The main characteristics of multimedia information are high-volume and bursty traffic, with low tolerance to delay and delay variance. The legacy networks (designed in 70s and 80s) are not able to meet these requirements. Enhancements to the older networking technologies have been developed to convert these into multimedia networks. Enhancements to LANs include Switched Ethernet, Isochronous Ethernet, Fast Ethernet, 100VGAnyLAN, FDDI-II, and Synchronous FDDI. WAN options for multimedia networking include digital leased lines and ISDN. The Internet has revolutionized business and personal communications, but falls short of being a genuine multimedia network. To make the Internet capable of carrying multimedia traffic, new protocols such as MBone, ST-II, RTP, and RSVP have been developed. Internet2 is a new initiative that is aimed at overcoming the problems of throughput, delay and jitter encountered on the original Internet. One technology that was developed with multimedia networking as one of its main applications, is the Asynchronous Transfer Mode (ATM) technology. Upcoming Gigabit Ethernet technology will provide a path for upgrading current Ethernet networks into multimedia networks
Time Driven Priority Router Implementation and First Experiments
This paper reports on the implementation of Time-Driven Priority (TDP) scheduling on a FreeBSD platform. This work is part of a TDP prototyping and demonstration project aimed at showing the implications of TDP deployment in packet-switched networks, especially benefits for real-time applications. This paper focuses on practical aspects related to the implementation of the technology on a Personal Computer (PC)-based router and presents the experimental results obtained on a testbed network. The basic building blocks of a TDP router are described and implementation choices are discussed. The relevant results achieved and here presented can be categorized into two types: qualitative results, including the successful integration of all needed blocks and the insight obtained on the complexity related to the implementation of a TDP router, and quantitative ones, including measures of achievable network utilization and of jitter experienced on a fully-loaded TDP network. The outcome demonstrates the effectiveness of the presented implementation while confirming TDP points of strengt
Performance Bottlenecks in Digital Movie Systems
Digital movie systems offer great perspectives for multimedia applications. But the large amounts of data involved and the demand for isochronous transmission and playback are also great challenges for the designers of a new generation of file systems, database systems, operating systems, window systems, video encoder/decoder and networks. Today's research prototypes of digital movie systems suffer from severe performance bottlenecks, resulting in small movie windows, low frame rates or bad image quality (or all of these!). We consider the performance problem to be the most important problem with digital movie systems, preventing their widespread use today. In this paper we address performance issues of digital movie systems from a practical perspective. We report on performance experience gained with the XMovie system and new algorithms and protocols to overcome some of these bottlenecks
Resource virtualisation of network routers
There is now considerable interest in applications that transport time-sensitive data across the best-effort Internet. We present a novel network router architecture, which has the potential to improve the Quality of Service guarantees provided to such flows. This router architecture makes use of virtual machine techniques, to assign an individual virtual routelet to each network flow requiring QoS guarantees. We describe a prototype of this virtual routelet architecture, and evaluate its effectiveness. Experimental results of the performance and flow partitioning of this prototype, compared with a standard software router, suggest promise in the virtual routelet architecture
CarRing IV- Real-time Computer Network
Ob in der Automobil-, Avionik- oder Automatisierungstechnik, die Fortschritte in der
Echtzeitkommunikation richten sich auf weitere Verbesserungen bereits existierender
Lösungen. Im Kfz-Bereich fĂŒhren die steigenden Zahlen computerbasierter Systeme,
Anwendungen und AnschlĂŒsse sowie die Verwendung mehrerer proprietĂ€rer Kommunikationsstandards zu einem immer komplexeren Kabelbaum. UrsĂ€chlich hierfĂŒr sind
inkompatible Standards, wodurch nicht nur die Kosten, sondern auch das Gewicht
und damit der Kraftstoffverbrauch negativ beeinflusst werden.
Im ersten Teil der Dissertation wird das Echtzeitprotokoll von CarRing IV (CRIV) vorgestellt. Es bietet isochrone und harte Echtzeitgarantien, ohne dass eine netzwerkweite Synchronisation erforderlich ist. Mit bis zu 16 Knoten pro Ring kann
ein CR-IV-Netz aus bis zu 256 Ringen bestehen, die durch Router miteinander verbunden sind. CR-IV verwendet ein reduziertes OSI-Modell (Schichten 1-3, 7), das
fĂŒr seine Anwendungsbereiche sowohl typisch als auch vorteilhaft ist. AuĂerdem
unterstĂŒtzt es sowohl ereignis- als auch zeitgesteuerte Kommunikationsparadigmen.
Der Transparent-Modus ermöglicht es CR-IV, als Backbone fĂŒr bestehende Netze
zu verwenden, wodurch InkompatibilitÀtsprobleme beseitigt werden und der Wechsel zu einer einheitlicheren Netzlösung erleichtert wird. Mit dieser FunktionalitÀt
können NutzergerĂ€te ĂŒber ein CR-IV-Netz miteinander verbunden werden, ohne dass
der Nutzer eingreifen oder etwas Ă€ndern muss. Durch Multicast unterstĂŒtzt CRIV auch die Emulation von Feldbussen. Der zweite Teil der Dissertation stellt den
anderen wichtigen Aspekt von CR-IV vor. Alle Schichten des OSI-Modells sind in
einem FPGA mit Hardware Description Languages (HDLs) ohne Hard- oder Softprozessoren implementiert. Das Register-Transfer-Level (RTL)-Hardwaredesign von
CR-IV wird mit einem neuen Ansatz erstellt, der am besten als tokenbasierter Datenfluss beschrieben werden kann. Der Ansatz ist sowohl vertikal als auch horizontal
skalierbar. Er verwendet lose gekoppelte Processing Elements (PEs), die stateless arbeiten, sowie Arbiter/Speicherzuordnungspaare. Durch die granulare Kontrolle und
die Aufteilung aller Aspekte einer Lösung eignet sich der Ansatz fĂŒr die Implementierung anderer Software-Level-Lösungen in Hardware.
Viele Testszenarios werden durchgefĂŒhrt, um die in CR-IV erzielten Ergebnisse zu
verdeutlichen und zu ĂŒberprĂŒfen. Diese Szenarien reichen von direkten Leistungsmessungen bis hin zu verhaltensspezifischen Tests. ZusĂ€tzlich wird eine Labor-Demo
erstellt, die grundsÀtzlich auf ein Proof of Concept zielt. Die Demo stellt einen
praktischen Test anstelle szenariospezifischer Tests dar. Alle Testszenarien und die
Labor-Demo werden mit den Prototyp-Boards des Projekts durchgefšuhrt, d.h. es sind
keine Simulationstests. Die Ergebnisse stellen die realistischen Leistungen von CR-IV
mit bis zu 13,61 Gbit/s dar.Whether be it automotive, avionics or automation, advances in their respective real-time communication technology focus on further improving preexisting solutions. For
in-vehicle communication, the ever-increasing number of computer-based systems,
applications and connections as well as the use of multiple proprietary communication
standards results in an increasingly complex wiring harness. This is in-part due to
those standards being incompatible with one another. In addition to cost, this also
impacts weight, which in turn affects fuel consumption.
The work presented in this thesis is in-part theoretical and in-part applied. The
former is represented by a new protocol, while the latter corresponds to the protocolâs
hardware implementation. In the first part of the thesis, the real-time communication protocol of CarRing IV (CR-IV) is presented. It provides isochronous and hard
real-time guarantees without requiring network-wide clock synchronization. With up
to 16 nodes per ring, a CR-IV network can consist of as many as 256 rings interconnected by routers. CR-IV uses a reduced OSI model (layers 1-3, 7), which is both
typical of and preferable for its application areas. Moreover, it supports both event- and time-triggered communication paradigms. The transparent mode feature allows
CR-IV to act as a backbone for existing networks, thereby addressing incompatibility
concerns and easing the transition into a more unified network solution. Using this
feature, user devices can communicate with one another via a CR-IV network without
requiring user interference, or any user device or application changes. Combined with
the protocolâs reliable multicast, the feature extends CR-IVâs capabilities to include
field bus emulation. The second part of the thesis presents the other important aspect
of CR-IV. All of its OSI model layers are implemented in a FPGA using Hardware
Description Languages (HDLs) without relying-on or including any hard or soft processors. CR-IVâs Register-Transfer Level (RTL) hardware design is created using a new
approach that can best be described as token-based data-flow. The approach is both
vertically and horizontally scalable. It uses stateless and loosely coupled Processing
Elements (PEs) as well as arbiter/memory allocation pairs. By having granular control and compartmentalizing every aspect of a solution, the approach lends itself to
being used for implementing other software-level solutions in hardware.
Many test scenarios are conducted to both highlight and examine the results
achieved in CR-IV. Those scenarios range from direct performance measurements to
behavior-specific tests. Moreover, a lab-demo is created that essentially amounts to
a proof of concept. The demo represents a practical test as opposed to a scenariospecific one. Whether be it test scenarios or the lab-demo, all are carried-out using the
projectâs prototype boards, i.e. no simulation tests. The results obtained represent
CR-IVâs real-world realistic outcomes with up to 13.61 Gbps
Multimedia performance evaluation of ethernet and token ring media access protocols: a network comparison
This paper and accompanying project examines which type of time-division multiplexing media access protocol, the Carrier Sense Multiple Access (CSMA) of Ethernet or the token passing of token ring, is best able to fulfill the stringent isochronous performance demands required of today's resource-hungry multimedia networks, specifically the requirements of high throughput, low latency and jitter, and minimal error rates. Using performance bounds accepted by other researchers as sufficient to ensure quality isochronous transmission, that of (1) the throughput rate being equal to or less than the playback rate; (2) the latency in transmitting each packet ranging from 20 to 400 milliseconds and the variance or jitter being less than 80 milliseconds; and (3) the rate of lost packets ranging from 0.01--1.001, this paper approaches a solution first from the theoretical and then integrates into the final conclusion an analytical, C++ software evaluation test component that models network performance under optimum conditions. The immediate benefit of the entire study is the identification of one media access protocol, Ethernet or Token Ring, over its counterpart as being superior for isochronous applications as defined by the above performance requirements, and the long-term consequence of this identification will be facilitating for future network designers, including those of digital libraries, the selection of the best network architecture for their multimedia environments
Design and Implementation of a Multi-Class Network Architecture for Hardware Neural Networks
Die vorliegende Arbeit beschreibt den Entwurf und die Implementierung einer Netzwerkarchitektur, welche Techniken von leitungsvermittelnden und paketvermittelnden Netzwerken verbindet, um zwei verschiedene DienstgĂŒten anzubieten: isochrone Verbindungen und paketbasierte Verbindungen mit bestmöglicher Zustellung. Isochrone Verbindungen verwenden reservierte Netzwerkresourcen, um eine verlustfreie Ăbertragung sowie eine niedrige Ende-zu-Ende Verzögerung mit begrenzter Varianz zu garantieren. Die Synchronisierung aller Netzwerkknoten sowie die Berechnung einer kompakten Reservierungsbelegung werden durch effiziente Algorithmen gelöst. Paketbasierte Ăbertragungen verwenden die verbleibende Bandbreite. Das Multiplexen beider Verkehrsklassen wird von einem neuartigen Bypass-Switch geleistet, der skalierbar ist in der Anzahl der Schnittstellen sowie in der externen Bandbreite und ohne eine interne Beschleunigung auskommt. Die Netzwerkarchitektur kommt in der Forschung innerhalb des FACETS Projektes mit groĂskaligen kĂŒnstlichen neuronalen Netzen in Hardware zum Einsatz, fĂŒr die Vernetzung eines verteilten Systems aus VLSI neuronalen Netzen. Axonale Verbindungen zwischen Neuronen werden mit Hilfe von isochronen Verbindungen modelliert, wohingegen paketbasierte Ăbertragung die Grundlage fĂŒr eine systemweite gemeinsame Speicherarchitektur bildet. Der zur Laufzeit ausgefĂŒhrte Teil des Netzwerkes ist in programmierbarer Logik implementiert und arbeitet mit einer externen Ăbertragungsrate von 3.125 Gbit/s. Die Arbeit diskutiert die anwendungsbezogenen Anforderungen an das Netzwerk, sowie dessen Entwurf und Referenzimplementierung in programmierbarer Logik und Software. Theoretische Ăberlegungen ĂŒber die LeistungsfĂ€higkeit werden durch Messungen und Simulationen verifiziert. Obwohl die Netzwerkarchitektur fĂŒr die spezielle Anwendung mit neuronalen Netzen entworfen wurde, stellt sie eine generelle Lösung fĂŒr alle Netzwerkumgebungen dar, welche isochrone Verbindungen und Paketvermittlung mit niedriger KomplexitĂ€t benötigen. Die Architektur ist insbesondere fĂŒr den Einsatz in der nĂ€chsten Stufe der Hardwareentwicklung des FACETS Projektes zur Vernetzung kĂŒnstlicher neuronaler Netze auf Wafer-Ebene geeignet
- âŠ