71 research outputs found
Power Efficient Data-Aware SRAM Cell for SRAM-Based FPGA Architecture
The design of low-power SRAM cell becomes a necessity in today\u27s FPGAs, because SRAM is a critical component in FPGA design and consumes a large fraction of the total power. The present chapter provides an overview of various factors responsible for power consumption in FPGA and discusses the design techniques of low-power SRAM-based FPGA at system level, device level, and architecture levels. Finally, the chapter proposes a data-aware dynamic SRAM cell to control the power consumption in the cell. Stack effect has been adopted in the design to reduce the leakage current. The various peripheral circuits like address decoder circuit, write/read enable circuits, and sense amplifier have been modified to implement a power-efficient SRAM-based FPGA
Design of multimedia processor based on metric computation
Media-processing applications, such as signal processing, 2D and 3D graphics
rendering, and image compression, are the dominant workloads in many embedded
systems today. The real-time constraints of those media applications have
taxing demands on today's processor performances with low cost, low power and
reduced design delay. To satisfy those challenges, a fast and efficient
strategy consists in upgrading a low cost general purpose processor core. This
approach is based on the personalization of a general RISC processor core
according the target multimedia application requirements. Thus, if the extra
cost is justified, the general purpose processor GPP core can be enforced with
instruction level coprocessors, coarse grain dedicated hardware, ad hoc
memories or new GPP cores. In this way the final design solution is tailored to
the application requirements. The proposed approach is based on three main
steps: the first one is the analysis of the targeted application using
efficient metrics. The second step is the selection of the appropriate
architecture template according to the first step results and recommendations.
The third step is the architecture generation. This approach is experimented
using various image and video algorithms showing its feasibility
REVIEW OF HIGH-SPEED DIGITAL CMOS CIRCUITS
This paper presents a comprehensive review of the major state-of-the-art high-speed CMOS digital circuits. Focusing in particular on dynamic circuits such as conventional DOMINO, conditionalevaluation DOMINO and contention-free DOMINO. Also some high-performance non-dynamic (static) circuit techniques will be reviewed such as dual-threshold (DVT) circuits. The relative performance of these circuits in terms of speed, power, and noise margins is presented. Also the effects of technology scaling into the deep sub-micron regime on these techniques are evaluated and presented
A Survey of Green Networking Research
Reduction of unnecessary energy consumption is becoming a major concern in
wired networking, because of the potential economical benefits and of its
expected environmental impact. These issues, usually referred to as "green
networking", relate to embedding energy-awareness in the design, in the devices
and in the protocols of networks. In this work, we first formulate a more
precise definition of the "green" attribute. We furthermore identify a few
paradigms that are the key enablers of energy-aware networking research. We
then overview the current state of the art and provide a taxonomy of the
relevant work, with a special focus on wired networking. At a high level, we
identify four branches of green networking research that stem from different
observations on the root causes of energy waste, namely (i) Adaptive Link Rate,
(ii) Interface proxying, (iii) Energy-aware infrastructures and (iv)
Energy-aware applications. In this work, we do not only explore specific
proposals pertaining to each of the above branches, but also offer a
perspective for research.Comment: Index Terms: Green Networking; Wired Networks; Adaptive Link Rate;
Interface Proxying; Energy-aware Infrastructures; Energy-aware Applications.
18 pages, 6 figures, 2 table
Asynchrobatic logic for low-power VLSI design
In this work, Asynchrobatic Logic is presented. It is a novel low-power
design style that combines the energy saving benefits of asynchronous logic
and adiabatic logic to produce systems whose power dissipation is reduced in
several different ways. The term “Asynchrobatic” is a new word that can be
used to describe these types of systems, and is derived from the
concatenation and shortening of Asynchronous, Adiabatic Logic. This thesis
introduces the concept and theory behind Asynchrobatic Logic. It first
provides an introductory background to both underlying parent technologies
(asynchronous logic and adiabatic logic). The background material continues
with an explanation of a number of possible methods for designing complex
data-path cells used in the adiabatic data-path. Asynchrobatic Logic is then
introduced as a comparison between asynchronous and Asynchrobatic buffer
chains, showing that for wide systems, it operates more efficiently. Two
more-complex sub-systems are presented, firstly a layout implementation of
the substitution boxes from the Twofish encryption algorithm, and secondly a
front-end only (without parasitic capacitances, resistances) simulation that
demonstrates a functional system capable of calculating the Greatest
Common Denominator (GCD) of a pair of 16-bit unsigned integers, which
under typical conditions on a 0.35ÎĽm process, executed a test vector requiring
twenty-four iterations in 2.067ÎĽs with a power consumption of 3.257nW.
These examples show that the concept of Asynchrobatic Logic has the
potential to be used in real-world applications, and is not just theory without
application. At the time of its first publication in 2004, Asynchrobatic Logic
was both unique and ground-breaking, as this was the first time that
consideration had been given to operating large-scale adiabatic logic in an
asynchronous fashion, and the first time that Asynchronous Stepwise
Charging (ASWC) had been used to drive an adiabatic data-path
- …