643 research outputs found
System-on-chip Computing and Interconnection Architectures for Telecommunications and Signal Processing
This dissertation proposes novel architectures and design techniques targeting SoC building blocks for telecommunications and signal processing applications.
Hardware implementation of Low-Density Parity-Check decoders is approached at both the algorithmic and the architecture level. Low-Density Parity-Check codes are a promising coding scheme for future communication standards due to their outstanding error correction performance.
This work proposes a methodology for analyzing effects of finite precision arithmetic on error correction performance and hardware complexity. The methodology is throughout employed for co-designing the decoder. First, a low-complexity check node based on the P-output decoding principle is designed and characterized on a CMOS standard-cells library. Results demonstrate implementation loss below 0.2 dB down to BER of 10^{-8} and a saving in complexity up to 59% with respect to other works in recent literature. High-throughput and low-latency issues are addressed with modified single-phase decoding schedules. A new "memory-aware" schedule is proposed requiring down to 20% of memory with respect to the traditional two-phase flooding decoding. Additionally, throughput is doubled and logic complexity reduced of 12%. These advantages are traded-off with error correction performance, thus making the solution attractive only for long codes, as those adopted in the DVB-S2 standard. The "layered decoding" principle is extended to those codes not specifically conceived for this technique. Proposed architectures exhibit complexity savings in the order of 40% for both area and power consumption figures, while implementation loss is smaller than 0.05 dB.
Most modern communication standards employ Orthogonal Frequency Division Multiplexing as part of their physical layer. The core of OFDM is the Fast Fourier Transform and its inverse in charge of symbols (de)modulation. Requirements on throughput and energy efficiency call for FFT hardware implementation, while ubiquity of FFT suggests the design of parametric, re-configurable and re-usable IP hardware macrocells. In this context, this thesis describes an FFT/IFFT core compiler particularly suited for implementation of OFDM communication systems. The tool employs an accuracy-driven configuration engine which automatically profiles the internal arithmetic and generates a core with minimum operands bit-width and thus minimum circuit complexity. The engine performs a closed-loop optimization over three different internal arithmetic models (fixed-point, block floating-point and convergent block floating-point) using the numerical accuracy budget given by the user as a reference point. The flexibility and re-usability of the proposed macrocell are illustrated through several case studies which encompass all current state-of-the-art OFDM communications standards (WLAN, WMAN, xDSL, DVB-T/H, DAB and UWB). Implementations results are presented for two deep sub-micron standard-cells libraries (65 and 90 nm) and commercially available FPGA devices. Compared with other FFT core compilers, the proposed environment produces macrocells with lower circuit complexity and same system level performance (throughput, transform size and numerical accuracy).
The final part of this dissertation focuses on the Network-on-Chip design paradigm whose goal is building scalable communication infrastructures connecting hundreds of core. A low-complexity link architecture for mesochronous on-chip communication is discussed. The link enables skew constraint looseness in the clock tree synthesis, frequency speed-up, power consumption reduction and faster back-end turnarounds. The proposed architecture reaches a maximum clock frequency of 1 GHz on 65 nm low-leakage CMOS standard-cells library. In a complex test case with a full-blown NoC infrastructure, the link overhead is only 3% of chip area and 0.5% of leakage power consumption.
Finally, a new methodology, named metacoding, is proposed. Metacoding generates correct-by-construction technology independent RTL codebases for NoC building blocks. The RTL coding phase is abstracted and modeled with an Object Oriented framework, integrated within a commercial tool for IP packaging (Synopsys CoreTools suite). Compared with traditional coding styles based on pre-processor directives, metacoding produces 65% smaller codebases and reduces the configurations to verify up to three orders of magnitude
Thirty Years of Machine Learning: The Road to Pareto-Optimal Wireless Networks
Future wireless networks have a substantial potential in terms of supporting
a broad range of complex compelling applications both in military and civilian
fields, where the users are able to enjoy high-rate, low-latency, low-cost and
reliable information services. Achieving this ambitious goal requires new radio
techniques for adaptive learning and intelligent decision making because of the
complex heterogeneous nature of the network structures and wireless services.
Machine learning (ML) algorithms have great success in supporting big data
analytics, efficient parameter estimation and interactive decision making.
Hence, in this article, we review the thirty-year history of ML by elaborating
on supervised learning, unsupervised learning, reinforcement learning and deep
learning. Furthermore, we investigate their employment in the compelling
applications of wireless networks, including heterogeneous networks (HetNets),
cognitive radios (CR), Internet of things (IoT), machine to machine networks
(M2M), and so on. This article aims for assisting the readers in clarifying the
motivation and methodology of the various ML algorithms, so as to invoke them
for hitherto unexplored services as well as scenarios of future wireless
networks.Comment: 46 pages, 22 fig
Performance limits in optical communications due to fiber nonlinearity
In this paper, we review the historical evolution of predictions of the performance of optical communication systems. We will describe how such predictions were made from the outset of research in laser based optical communications and how they have evolved to their present form, accurately predicting the performance of coherently detected communication systems
Hardware Development and Error Characterisation for the AFIT RAIL SAR System
This research is focussed on updating the Air Force Institute of Technology (AFIT) Radar Instrumentation Lab (RAIL) Synthetic Aperture Radar (SAR) experimental system. Firstly, this research assesses current hardware limitations and updates the system configuration and methodology to enable collections from a receiver in motion. Secondly, orthogonal frequency-division multiplexing (OFDM) signals are used to form (SAR) images in multiple experimental and simulation configurations. This research analyses, characterises and attempts compensation of relevant SAR image error sources, such as Doppler shift or motion measurement errors (MMEs). Error characterisation is conducted using theoretical, simulated and experimental methods. Final experimental results are presented to verify performance of the updated SAR collection system and show improvements to the final product through an updated methodology and various signal processing techniques
Energy Efficiency in Communications and Networks
The topic of "Energy Efficiency in Communications and Networks" attracts growing attention due to economical and environmental reasons. The amount of power consumed by information and communication technologies (ICT) is rapidly increasing, as well as the energy bill of service providers. According to a number of studies, ICT alone is responsible for a percentage which varies from 2% to 10% of the world power consumption. Thus, driving rising cost and sustainability concerns about the energy footprint of the IT infrastructure. Energy-efficiency is an aspect that until recently was only considered for battery driven devices. Today we see energy-efficiency becoming a pervasive issue that will need to be considered in all technology areas from device technology to systems management. This book is seeking to provide a compilation of novel research contributions on hardware design, architectures, protocols and algorithms that will improve the energy efficiency of communication devices and networks and lead to a more energy proportional technology infrastructure
Bioelectronic Sensor Nodes for Internet of Bodies
Energy-efficient sensing with Physically-secure communication for bio-sensors
on, around and within the Human Body is a major area of research today for
development of low-cost healthcare, enabling continuous monitoring and/or
secure, perpetual operation. These devices, when used as a network of nodes
form the Internet of Bodies (IoB), which poses certain challenges including
stringent resource constraints (power/area/computation/memory), simultaneous
sensing and communication, and security vulnerabilities as evidenced by the DHS
and FDA advisories. One other major challenge is to find an efficient on-body
energy harvesting method to support the sensing, communication, and security
sub-modules. Due to the limitations in the harvested amount of energy, we
require reduction of energy consumed per unit information, making the use of
in-sensor analytics/processing imperative. In this paper, we review the
challenges and opportunities in low-power sensing, processing and
communication, with possible powering modalities for future bio-sensor nodes.
Specifically, we analyze, compare and contrast (a) different sensing mechanisms
such as voltage/current domain vs time-domain, (b) low-power, secure
communication modalities including wireless techniques and human-body
communication, and (c) different powering techniques for both wearable devices
and implants.Comment: 30 pages, 5 Figures. This is a pre-print version of the article which
has been accepted for Publication in Volume 25 of the Annual Review of
Biomedical Engineering (2023). Only Personal Use is Permitte
- …