2,683 research outputs found
Recommended from our members
Efficient Memory-Protected Integration of Add-On Software Subsystems in Small Embedded Automotive Applications
Current innovations in the automotive industry
evolve mainly in the electronics and software domain. This leads
to an increasing integration of additional software subsystems
into already existing electronic control units (ECUs) to cope with
the raised amount and complexity of present ECUs in modern
high-end vehicles. This paper discusses different approaches
which are required to integrate such add-on software subsystems
in an isolated memory domain, and considers particularly the
special needs of small embedded systemsâincluding the limited
hardware support. Special focus is brought to the efficient detection
of malicious memory accesses, as well as the benefits of
a thereupon possible and adaptable failure-handling strategy.
All investigations are based on a developed memory-protection
framework which has been tailored to the special needs of a sample
vehicle dynamics control system. Its usage allows the combination
of. integrating additional subsystems without reducing the main
applicationâs availability
Implementation of MPU for a Safe FreeRTOS Frame-work
In the embedded world, there are some types of applications which needed to perform with higher accuracy, with safety of data and application, robustness, with a very small footprint and very high performance. This all features are mostly preferred in most of Real Time Operating System (RTOS). But in RTOS itself, there are some problems like data corruption due to some bugs in some part of the code. Due to any illegal access to any part/peripherals/data could cause crash of the whole system. For such kind of applications like safety critical applications in which such things needed to be taken for not letting the system to crash there is a need of having OS, which will provide all the features which we have just discussed. Here in this paper, we propose a way of getting our desired performance from an open source OS FreeRTOS with its IO framework and running those in MPU mode. With the help of some Memory Protection Unit isolation for user space and system specs, different tasks from each other and system space can be achieved. It can achieve by providing MPU functionality in port layer and isolating different tasks data. And provide a protection to FreeRTOS.
DOI: 10.17762/ijritcc2321-8169.15051
Ein mehrschichtiges sicheres Framework fĂŒr Fahrzeugsysteme
In recent years, significant developments were introduced within the vehicular domain, evolving the vehicles to become a network of many embedded systems distributed throughout the car, known as Electronic Control Units (ECUs). Each one of these ECUs runs a number of software components that collaborate with each other to perform various vehicle functions. Modern vehicles are also equipped with wireless communication technologies, such as WiFi, Bluetooth, and so on, giving them the capability to interact with other vehicles and roadside infrastructure. While these improvements have increased the safety of the automotive system, they have vastly expanded the attack surface of the vehicle and opened the door for new potential security risks. The situation is made worse by a lack of security mechanisms in the vehicular system which allows the escalation of a compromise in one of the non-critical sub-systems to threaten the safety of the entire vehicle and its passengers. This dissertation focuses on providing a comprehensive framework that ensures the security of the vehicular system during its whole life-cycle. This framework aims to prevent the cyber-attacks against different components by ensuring secure communications among them. Furthermore, it aims to detect attacks which were not prevented successfully, and finally, to respond to these attacks properly to ensure a high degree of safety and stability of the system.In den letzten Jahren wurden bedeutende Entwicklungen im Bereich der Fahrzeuge vorgestellt, die die Fahrzeuge zu einem Netzwerk mit vielen im gesamten Fahrzeug verteile integrierte Systeme weiterentwickelten, den sogenannten SteuergerĂ€ten (ECU, englisch = Electronic Control Units). Jedes dieser SteuergerĂ€te betreibt eine Reihe von Softwarekomponenten, die bei der AusfĂŒhrung verschiedener Fahrzeugfunktionen zusammenarbeiten. Moderne Fahrzeuge sind auch mit drahtlosen Kommunikationstechnologien wie WiFi, Bluetooth usw. ausgestattet, die ihnen die Möglichkeit geben, mit anderen Fahrzeugen und der straĂenseitigen Infrastruktur zu interagieren. WĂ€hrend diese Verbesserungen die Sicherheit des Fahrzeugsystems erhöht haben, haben sie die AngriffsflĂ€che des Fahrzeugs erheblich vergröĂert und die TĂŒr fĂŒr neue potenzielle Sicherheitsrisiken geöffnet. Die Situation wird durch einen Mangel an Sicherheitsmechanismen im Fahrzeugsystem verschĂ€rft, die es ermöglichen, dass ein Kompromiss in einem der unkritischen Subsysteme die Sicherheit des gesamten Fahrzeugs und seiner Insassen gefĂ€hrdet kann. Diese Dissertation konzentriert sich auf die Entwicklung eines umfassenden Rahmens, der die Sicherheit des Fahrzeugsystems wĂ€hrend seines gesamten Lebenszyklus gewĂ€hrleistet. Dieser Rahmen zielt darauf ab, die Cyber-Angriffe gegen verschiedene Komponenten zu verhindern, indem eine sichere Kommunikation zwischen ihnen gewĂ€hrleistet wird. DarĂŒber hinaus zielt es darauf ab, Angriffe zu erkennen, die nicht erfolgreich verhindert wurden, und schlieĂlich auf diese Angriffe angemessen zu reagieren, um ein hohes MaĂ an Sicherheit und StabilitĂ€t des Systems zu gewĂ€hrleisten
ZuverlÀssige und Energieeffiziente gemischt-kritische Echtzeit On-Chip Systeme
Multi- and many-core embedded systems are increasingly becoming the target for many applications that require high performance under varying conditions. A resulting challenge is the control, and reliable operation of such complex multiprocessing architectures under changes, e.g., high temperature and degradation. In mixed-criticality systems where many applications with varying criticalities are consolidated on the same execution platform, fundamental isolation requirements to guarantee non-interference of critical functions are crucially important. While Networks-on-Chip (NoCs) are the prevalent solution to provide scalable and efficient interconnects for the multiprocessing architectures, their associated energy consumption has immensely increased. Specifically, hard real-time NoCs must manifest limited energy consumption as thermal runaway in such a core shared resource jeopardizes the whole system guarantees. Thus, dynamic energy management of NoCs, as opposed to the related work static solutions, is highly necessary to save energy and decrease temperature, while preserving essential temporal requirements. In this thesis, we introduce a centralized management to provide energy-aware NoCs for hard real-time systems. The design relies on an energy control network, developed on top of an existing switch arbitration network to allow isolation between energy optimization and data transmission. The energy control layer includes local units called Power-Aware NoC controllers that dynamically optimize NoC energy depending on the global state and applicationsâ temporal requirements. Furthermore, to adapt to abnormal situations that might occur in the system due to degradation, we extend the concept of NoC energy control to include the entire system scope. That is, online resource management employing hierarchical control layers to treat system degradation (imminent core failures) is supported. The mechanism applies system reconfiguration that involves workload migration. For mixed-criticality systems, it allows flexible boundaries between safety-critical and non-critical subsystems to safely apply the reconfiguration, preserving fundamental safety requirements and temporal predictability. Simulation and formal analysis-based experiments on various realistic usecases and benchmarks are conducted showing significant improvements in NoC energy-savings and in treatment of system degradation for mixed-criticality systems improving dependability over the status quo.Eingebettete Many- und Multi-core-Systeme werden zunehmend das Ziel fĂŒr Anwendungen, die hohe Anfordungen unter unterschiedlichen Bedinungen haben. FĂŒr solche hochkomplexed Multi-Prozessor-Systeme ist es eine grosse Herausforderung zuverlĂ€ssigen Betrieb sicherzustellen, insbesondere wenn sich die UmgebungseinflĂŒsse verĂ€ndern. In Systeme mit gemischter KritikalitĂ€t, in denen viele Anwendungen mit unterschiedlicher KritikalitĂ€t auf derselben AusfĂŒhrungsplattform bedient werden mĂŒssen, sind grundlegende Isolationsanforderungen zur GewĂ€hrleistung der Nichteinmischung kritischer Funktionen von entscheidender Bedeutung. WĂ€hrend On-Chip Netzwerke (NoCs) hĂ€ufig als skalierbare Verbindung fĂŒr die Multiprozessor-Architekturen eingesetzt werden, ist der damit verbundene Energieverbrauch immens gestiegen. Daher sind dynamische Plattformverwaltungen, im Gegensatz zu den statischen, zwingend notwendig, um ein System an die oben genannten VerĂ€nderungen anzupassen und gleichzeitig Timing zu gewĂ€hrleisten. In dieser Arbeit entwickeln wir energieeffiziente NoCs fĂŒr harte Echtzeitsysteme. Das Design basiert auf einem Energiekontrollnetzwerk, das auf einem bestehenden Switch-Arbitration-Netzwerk entwickelt wurde, um eine Isolierung zwischen Energieoptimierung und DatenĂŒbertragung zu ermöglichen. Die Energiesteuerungsschicht umfasst lokale Einheiten, die als Power-Aware NoC-Controllers bezeichnet werden und die die NoC-Energie in AbhĂ€ngigkeit vom globalen Zustand und den zeitlichen Anforderungen der Anwendungen optimieren. DarĂŒber hinaus wird das Konzept der NoC-Energiekontrolle zur Anpassung an Anomalien, die aufgrund von Abnutzung auftreten können, auf den gesamten Systemumfang ausgedehnt. Online- Ressourcenverwaltungen, die hierarchische Kontrollschichten zur Behandlung Abnutzung (drohender KernausfĂ€lle) einsetzen, werden bereitgestellt. Bei Systemen mit gemischter KritikalitĂ€t erlaubt es flexible Grenzen zwischen sicherheitskritischen und unkritischen Subsystemen, um die Rekonfiguration sicher anzuwenden, wobei grundlegende Sicherheitsanforderungen erhalten bleiben und Timing Vorhersehbarkeit. Experimente werden auf der Basis von Simulationen und formalen Analysen zu verschiedenen realistischen Anwendungsfallen und Benchmarks durchgefĂŒhrt, die signifikanten Verbesserungen bei On-Chip Netzwerke-Energieeinsparungen und bei der Behandlung von Abnutzung fĂŒr Systeme mit gemischter KritikalitĂ€t zur Verbesserung die SystemstabilitĂ€t gegenĂŒber dem bisherigen Status quo zeigen
Web service control of component-based agile manufacturing systems
Current global business competition has resulted in significant challenges for
manufacturing and production sectors focused on shorter product lifecyc1es, more diverse
and customized products as well as cost pressures from competitors and customers. To
remain competitive, manufacturers, particularly in automotive industry, require the next
generation of manufacturing paradigms supporting flexible and reconfigurable production
systems that allow quick system changeovers for various types of products. In addition,
closer integration of shop floor and business systems is required as indicated by the
research efforts in investigating "Agile and Collaborative Manufacturing Systems" in
supporting the production unit throughout the manufacturing lifecycles.
The integration of a business enterprise with its shop-floor and lifecycle supply partners
is currently only achieved through complex proprietary solutions due to differences in
technology, particularly between automation and business systems. The situation is
further complicated by the diverse types of automation control devices employed.
Recently, the emerging technology of Service Oriented Architecture's (SOA's) and Web
Services (WS) has been demonstrated and proved successful in linking business
applications. The adoption of this Web Services approach at the automation level, that
would enable a seamless integration of business enterprise and a shop-floor system, is an
active research topic within the automotive domain. If successful, reconfigurable
automation systems formed by a network of collaborative autonomous and open control
platform in distributed, loosely coupled manufacturing environment can be realized
through a unifying platform of WS interfaces for devices communication.
The adoption of SOA- Web Services on embedded automation devices can be achieved
employing Device Profile for Web Services (DPWS) protocols which encapsulate device
control functionality as provided services (e.g. device I/O operation, device state
notification, device discovery) and business application interfaces into physical control
components of machining automation. This novel approach supports the possibility of
integrating pervasive enterprise applications through unifying Web Services interfaces
and neutral Simple Object Access Protocol (SOAP) message communication between
control systems and business applications over standard Ethernet-Local Area Networks
(LAN's). In addition, the re-configurability of the automation system is enhanced via the
utilisation of Web Services throughout an automated control, build, installation, test,
maintenance and reuse system lifecycle via device self-discovery provided by the DPWS
protocol...cont'd
Proceedings Work-In-Progress Session of the 13th Real-Time and Embedded Technology and Applications Symposium
The Work-In-Progress session of the 13th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS\u2707) presents papers describing contributions both to state of the art and state of the practice in the broad field of real-time and embedded systems. The 17 accepted papers were selected from 19 submissions. This proceedings is also available as Washington University in St. Louis Technical Report WUCSE-2007-17, at http://www.cse.seas.wustl.edu/Research/FileDownload.asp?733. Special thanks go to the General Chairs â Steve Goddard and Steve Liu and Program Chairs - Scott Brandt and Frank Mueller for their support and guidance
Massively Extended Modular Monitoring and a Second Life for Upper Stages
Launching science and technology experiments to space is expensive. Although commercial spaceflight has resulted in a drop of prices, the cost for a launch is still significant. However, most of theweight that is needed to conduct experiments in space belongs to the spacecraftâs bus and it is responsiblefor power distribution, thermal management, orbital control and communications. An upper stage, on the other hand, includes all the necessary subsystems andhas to be launched in any case. Many upper stages (e.g. ARIANE5) will even stay in orbit for severalyears after their nominal mission with all their subsystems intact but passivated.We proposea compact system based on a protective container and high-performance Commercial-off-the-Shelf (COTS) hardwarethat allows cost-efficient launching oftechnology experiments by reusing the launcherâs upper stage and its subsystems. Addingacquisition channels for various sensors gives the launch provider the ability to exploitthe computational power of the COTS hardwareduring the nominal mission. In contrast to existing systems,intelligent and mission-dependent data selection and compression can beapplied to the sensor data.In this paper, we demonstrate the implementation and qualification of a payload bussystem based on COTScomponentsthat is minimallyinvasive to the launcher(ARIANE5)and its nominal missionwhile offering computational power to both the launch provider and a potential payloaduser. The reliability of the COTS-based system is improvedby radiation hardening techniques and software-based self-test detecting and counteracting faults during the mission
OSS architecture for mixed-criticality systems â a dual view from a software and system engineering perspective
Computer-based automation in industrial appliances led to a growing number of
logically dependent, but physically separated embedded control units per
appliance. Many of those components are safety-critical systems, and require
adherence to safety standards, which is inconsonant with the relentless demand
for features in those appliances. Features lead to a growing amount of control
units per appliance, and to a increasing complexity of the overall software
stack, being unfavourable for safety certifications. Modern CPUs provide means
to revise traditional separation of concerns design primitives: the consolidation
of systems, which yields new engineering challenges that concern the entire
software and system stack.
Multi-core CPUs favour economic consolidation of formerly separated
systems with one efficient single hardware unit. Nonetheless, the system
architecture must provide means to guarantee the freedom from interference
between domains of different criticality. System consolidation demands for
architectural and engineering strategies to fulfil requirements (e.g., real-time
or certifiability criteria) in safety-critical environments.
In parallel, there is an ongoing trend to substitute ordinary proprietary base
platform software components by mature OSS variants for economic and
engineering reasons. There are fundamental differences of processual properties
in development processes of OSS and proprietary software. OSS in
safety-critical systems requires development process assessment techniques to
build an evidence-based fundament for certification efforts that is based upon
empirical software engineering methods.
In this thesis, I will approach from both sides: the software and system
engineering perspective. In the first part of this thesis, I focus on the
assessment of OSS components: I develop software engineering techniques
that allow to quantify characteristics of distributed OSS development
processes. I show that ex-post analyses of software development processes can
be used to serve as a foundation for certification efforts, as it is required
for safety-critical systems.
In the second part of this thesis, I present a system architecture based on
OSS components that allows for consolidation of mixed-criticality systems
on a single platform. Therefore, I exploit virtualisation extensions of modern
CPUs to strictly isolate domains of different criticality. The proposed
architecture shall eradicate any remaining hypervisor activity in order to
preserve real-time capabilities of the hardware by design, while
guaranteeing strict isolation across domains.ComputergestĂŒtzte Automatisierung industrieller Systeme fĂŒhrt zu einer
wachsenden Anzahl an logisch abhÀngigen, aber physisch voneinander getrennten
SteuergerÀten pro System. Viele der EinzelgerÀte sind sicherheitskritische
Systeme, welche die Einhaltung von Sicherheitsstandards erfordern, was durch
die unermĂŒdliche Nachfrage an FunktionalitĂ€ten erschwert wird. Diese fĂŒhrt zu
einer wachsenden Gesamtzahl an SteuergerÀten, einhergehend mit wachsender
KomplexitÀt des gesamten Softwarekorpus, wodurch Zertifizierungsvorhaben
erschwert werden. Moderne Prozessoren stellen Mittel zur VerfĂŒgung, welche es
ermöglichen, das traditionelle >Trennung von Belangen< Designprinzip zu
erneuern: die Systemkonsolidierung. Sie stellt neue ingenieurstechnische
Herausforderungen, die den gesamten Software und Systemstapel betreffen.
Mehrkernprozessoren begĂŒnstigen die ökonomische und effiziente Konsolidierung
vormals getrennter Systemen zu einer effizienten Hardwareeinheit. Geeignete
Systemarchitekturen mĂŒssen jedoch die RĂŒckwirkungsfreiheit zwischen DomĂ€nen
unterschiedlicher KritikalitÀt sicherstellen. Die Konsolidierung erfordert
architektonische, als auch ingenieurstechnische Strategien um die Anforderungen
(etwa Echtzeit- oder Zertifizierbarkeitskriterien) in sicherheitskritischen
Umgebungen erfĂŒllen zu können.
Zunehmend werden herkömmliche proprietÀr entwickelte Basisplattformkomponenten
aus ökonomischen und technischen GrĂŒnden vermehrt durch ausgereifte OSS
Alternativen ersetzt. Jedoch hindern fundamentale Unterschiede bei prozessualen
Eigenschaften des Entwicklungsprozesses bei OSS den Einsatz in
sicherheitskritischen Systemen. Dieser erfordert Techniken, welche es erlauben
die Entwicklungsprozesse zu bewerten um ein evidenzbasiertes Fundament fĂŒr
Zertifizierungsvorhaben basierend auf empirischen Methoden des Software
Engineerings zur VerfĂŒgung zu stellen.
In dieser Arbeit nÀhere ich mich von beiden Seiten: der Softwaretechnik, und
der Systemarchitektur. Im ersten Teil befasse ich mich mit der Beurteilung von
OSS Komponenten: Ich entwickle Softwareanalysetechniken, welche es
ermöglichen, prozessuale Charakteristika von verteilten OSS
Entwicklungsvorhaben zu quantifizieren. Ich zeige, dass rĂŒckschauende Analysen
des Entwicklungsprozess als Grundlage fĂŒr Softwarezertifizierungsvorhaben
genutzt werden können.
Im zweiten Teil dieser Arbeit widme ich mich der Systemarchitektur. Ich stelle
eine OSS-basierte Systemarchitektur vor, welche die Konsolidierung von
Systemen gemischter KritikalitÀt auf einer alleinstehenden Plattform
ermöglicht. Dazu nutze ich Virtualisierungserweiterungen moderner Prozessoren
aus, um die Hardware in strikt voneinander isolierten RechendomÀnen unterschiedlicher
KritikalitÀt unterteilen zu können. Die vorgeschlagene Architektur soll jegliche
Betriebsstörungen des Hypervisors beseitigen, um die EchtzeitfÀhigkeiten der
Hardware bauartbedingt aufrecht zu erhalten, wÀhrend strikte Isolierung
zwischen DomÀnen stets sicher gestellt ist
- âŠ