11 research outputs found

    Spectrum Sharing, Latency, and Security in 5G Networks with Application to IoT and Smart Grid

    Get PDF
    The surge of mobile devices, such as smartphones, and tables, demands additional capacity. On the other hand, Internet-of-Things (IoT) and smart grid, which connects numerous sensors, devices, and machines require ubiquitous connectivity and data security. Additionally, some use cases, such as automated manufacturing process, automated transportation, and smart grid, require latency as low as 1 ms, and reliability as high as 99.99\%. To enhance throughput and support massive connectivity, sharing of the unlicensed spectrum (3.5 GHz, 5GHz, and mmWave) is a potential solution. On the other hand, to address the latency, drastic changes in the network architecture is required. The fifth generation (5G) cellular networks will embrace the spectrum sharing and network architecture modifications to address the throughput enhancement, massive connectivity, and low latency. To utilize the unlicensed spectrum, we propose a fixed duty cycle based coexistence of LTE and WiFi, in which the duty cycle of LTE transmission can be adjusted based on the amount of data. In the second approach, a multi-arm bandit learning based coexistence of LTE and WiFi has been developed. The duty cycle of transmission and downlink power are adapted through the exploration and exploitation. This approach improves the aggregated capacity by 33\%, along with cell edge and energy efficiency enhancement. We also investigate the performance of LTE and ZigBee coexistence using smart grid as a scenario. In case of low latency, we summarize the existing works into three domains in the context of 5G networks: core, radio and caching networks. Along with this, fundamental constraints for achieving low latency are identified followed by a general overview of exemplary 5G networks. Besides that, a loop-free, low latency and local-decision based routing protocol is derived in the context of smart grid. This approach ensures low latency and reliable data communication for stationary devices. To address data security in wireless communication, we introduce a geo-location based data encryption, along with node authentication by k-nearest neighbor algorithm. In the second approach, node authentication by the support vector machine, along with public-private key management, is proposed. Both approaches ensure data security without increasing the packet overhead compared to the existing approaches

    Efficient runtime placement management for high performance and reliability in COTS FPGAs

    Get PDF
    Designing high-performance, fault-tolerant multisensory electronic systems for hostile environments such as nuclear plants and outer space within the constraints of cost, power and flexibility is challenging. Issues such as ionizing radiation, extreme temperature and ageing can lead to faults in the electronics of these systems. In addition, the remote nature of these environments demands a level of flexibility and autonomy in their operations. The standard practice of using specially hardened electronic devices for such systems is not only very expensive but also has limited flexibility. This thesis proposes novel techniques that promote the use of Commercial Off-The- Shelf (COTS) reconfigurable devices to meet the challenges of high-performance systems for hostile environments. Reconfigurable hardware such as Field Programmable Gate Arrays (FPGA) have a unique combination of flexibility and high performance. The flexibility offered through features such as dynamic partial reconfiguration (DPR) can be harnessed not only to achieve cost-effective designs as a smaller area can be used to execute multiple tasks, but also to improve the reliability of a system as a circuit on one portion of the device can be physically relocated to another portion in the case of fault occurrence. However, to harness these potentials for high performance and reliability in a cost-effective manner, novel runtime management tools are required. Most runtime support tools for reconfigurable devices are based on ideal models which do not adequately consider the limitations of realistic FPGAs, in particular modern FPGAs which are increasingly heterogeneous. Specifically, these tools lack efficient mechanisms for ensuring a high utilization of FPGA resources, including the FPGA area and the configuration port and clocking resources, in a reliable manner. To ensure high utilization of reconfigurable device area, placement management is a key aspect of these tools. This thesis presents novel techniques for the management of hardware task placement on COTS reconfigurable devices for high performance and reliability. To this end, it addresses design-time issues that affect efficient hardware task placement, with a focus on reliability. It also presents techniques to maximize the utilization of the FPGA area in runtime, including techniques to minimize fragmentation. Fragmentation leads to the creation of unusable areas due to dynamic placement of tasks and the heterogeneity of the resources on the chip. Moreover, this thesis also presents an efficient task reuse mechanism to improve the availability of the internal configuration infrastructure of the FPGA for critical responsibilities like error mitigation. The task reuse scheme, unlike previous approaches, also improves the utilization of the chip area by offering defragmentation. Task relocation, which involves changing the physical location of circuits is a technique for error mitigation and high performance. Hence, this thesis also provides a functionality-based relocation mechanism for improving the number of locations to which tasks can be relocated on heterogeneous FPGAs. As tasks are relocated, clock networks need to be routed to them. As such, a reliability-aware technique of clock network routing to tasks after placement is also proposed. Finally, this thesis offers a prototype implementation and characterization of a placement management system (PMS) which is an integration of the aforementioned techniques. The performance of most of the proposed techniques are tested using data processing tasks of a NASA JPL spectrometer application. The results show that the proposed techniques have potentials to improve the reliability and performance of applications in hostile environment compared to state-of-the-art techniques. The task optimization technique presented leads to better capacity to circumvent permanent faults on COTS FPGAs compared to state-of-the-art approaches (48.6% more errors were circumvented for the JPL spectrometer application). The proposed task reuse scheme leads to approximately 29% saving in the amount of configuration time. This frees up the internal configuration interface for more error mitigation operations. In addition, the proposed PMS has a worst-case latency of less than 50% of that of state-of- the-art runtime placement systems, while maintaining the same level of placement quality and resource overhead

    QoE management of HTTP adaptive streaming services

    Get PDF

    Innovative accessible sunken floor systems for multi-story steel buildings

    Get PDF
    Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Architecture, 1987.Includes bibliographical references (leaves 154-160).With the demands of telecommunications and computer equipment, building owners and designers are facing an increasingly difficult problem for wire management in today's electronic workplace. This thesis is to investigate and design the accessible sunken floor systems for multi-story steel buildings with proliferating data cables and mechanical equipment. The terminology of an accessible sunken floor system or a dropped floor system is not new. Sunken floor has been used in reinforced concrete buildings with flat slabs and multi-story steel-framed construction with solid wide-flange beams. However, the design of an accessible sunken floor system with open-web steel joists and joist girders is an innovation, by leading steel design and construction industry into a new era. Sunken floors are sirniliar to raised floors, which are composed of removable square floor panels on metal pedestals to provide space for electrical or mechanical equipment or both. The removable panels provide easy access to the equipment below. These floors are commonly used in computer rooms, clean rooms and new office buildings which require extensive mechanical and electrical service. A clean room environment with air return through accessible plenums is essential in microelectronics and pharmaceutical facilities, in hospital operating rooms, in bio-genetic research laboratories and production areas, and in assembly plants for items such as computer disk drives and compact disks. Accessible sunken floor systems are used to avoid ramps or stairs as opposite to raised floor systems. Also, the finished floor-to-floor height in multi-story construction is less than the acceptable height for a raised floor, with subsequent savings on other more expensive building materials. Moreover, the construction cycle for steel buildings with open-web steel joists and joist girders is faster if the finished floor is composed of removable floor panels. One of the proposed systems is to substitute conventional concrete metal decks for fire-rated acoustical ceilings and horizontal bracings to cut down the construction cycle and costs. A second variation of the proposed systems permits economies in concrete slab finish by using lightweight concrete poured on corrugated metal decks, or by using pour- in -place or precast slabs below the finished floor panels, and the floor system is suspended 4 inches below the top chord of the steel joists as a horizontal diaphragm and fire barrier. This thesis will explore the building system integration and forecast the construction cycle and costs. An evaluation of the proposed systems will be presented with matrix diagrams to summarize the conclusion of this paper.by Henry K. Kwan.S.M

    PLACEMENT OF ACCESS POINTS IN WIRELESS LOCAL AREA NETWORKS

    Get PDF
    corecore