5 research outputs found
Baseband analog circuits in deep-submicron cmos technologies targeted for mobile multimedia
Three main analog circuit building blocks that are important for a mixed-signal
system are investigated in this work. New building blocks with emphasis on power
efficiency and compatibility with deep-submicron technology are proposed and
experimental results from prototype integrated circuits are presented.
Firstly, a 1.1GHz, 5th order, active-LC, Butterworth wideband equalizer that
controls inter-symbol interference and provides anti-alias filtering for the subsequent
analog to digital converter is presented. The equalizer design is based on a new series
LC resonator biquad whose power efficiency is analytically shown to be better than a
conventional Gm-C biquad. A prototype equalizer is fabricated in a standard 0.18μm
CMOS technology. It is experimentally verified to achieve an equalization gain
programmable over a 0-23dB range, 47dB SNR and -48dB IM3 while consuming 72mW
of power. This corresponds to more than 7 times improvement in power efficiency over
conventional Gm-C equalizers.
Secondly, a load capacitance aware compensation for 3-stage amplifiers is
presented. A class-AB 16W headphone driver designed using this scheme in 130nm technology is experimentally shown to handle 1pF to 22nF capacitive load while
consuming as low as 1.2mW of quiescent power. It can deliver a maximum RMS power
of 20mW to the load with -84.8dB THD and 92dB peak SNR, and it occupies a small
area of 0.1mm2. The power consumption is reduced by about 10 times compared to
drivers that can support such a wide range of capacitive loads.
Thirdly, a novel approach to design of ADC in deep-submicron technology is
described. The presented technique enables the usage of time-to-digital converter (TDC)
in a delta-sigma modulator in a manner that takes advantage of its high timing precision
while noise-shaping the error due to its limited time resolution. A prototype ADC
designed based on this deep-submicron technology friendly architecture was fabricated
in a 65nm digital CMOS technology. The ADC is experimentally shown to achieve
68dB dynamic range in 20MHz signal bandwidth while consuming 10.5mW of power. It
is projected to reduce power and improve speed with technology scaling
High frequency and high performance voltage controlled oscillator for wireless communications
制度:新 ; 文部省報告番号:甲2632号 ; 学位の種類:博士(工学) ; 授与年月日:2008/3/15 ; 早大学位記番号:新479
Integrated RF oscillators and LO signal generation circuits
This thesis deals with fully integrated LC oscillators and local oscillator (LO) signal generation circuits. In communication systems a good-quality LO signal for up- and down-conversion in transmitters is needed. The LO signal needs to span the required frequency range and have good frequency stability and low phase noise. Furthermore, most modern systems require accurate quadrature (IQ) LO signals. This thesis tackles these challenges by presenting a detailed study of LC oscillators, monolithic elements for good-quality LC resonators, and circuits for IQ-signal generation and for frequency conversion, as well as many experimental circuits. Monolithic coils and variable capacitors are essential, and this thesis deals with good structures of these devices and their proper modeling. As experimental test devices, over forty monolithic inductors and thirty varactors have been implemented, measured and modeled. Actively synthesized reactive elements were studied as replacements for these passive devices. At first glance these circuits show promising characteristics, but closer noise and nonlinearity analysis reveals that these circuits suffer from high noise levels and a small dynamic range. Nine circuit implementations with various actively synthesized variable capacitors were done. Quadrature signal generation can be performed with three different methods, and these are analyzed in the thesis. Frequency conversion circuits are used for alleviating coupling problems or to expand the number of frequency bands covered. The thesis includes an analysis of single-sideband mixing, frequency dividers, and frequency multipliers, which are used to perform the four basic arithmetical operations for the frequency tone. Two design cases are presented. The first one is a single-sideband mixing method for the generation of WiMedia UWB LO-signals, and the second one is a frequency conversion unit for a digital period synthesizer. The last part of the thesis presents five research projects. In the first one a temperature-compensated GaAs MESFET VCO was developed. The second one deals with circuit and device development for an experimental-level BiCMOS process. A cable-modem RF tuner IC using a SiGe process was developed in the third project, and a CMOS flip-chip VCO module in the fourth one. Finally, two frequency synthesizers for UWB radios are presented