187,466 research outputs found

    REAM intensity modulator-enabled 10Gb/s colorless upstream transmission of real-time optical OFDM signals in a single-fiber-based bidirectional PON architecture

    Get PDF
    Reflective electro-absorption modulation-intensity modulators (REAM-IMs) are utilized, for the first time, to experimentally demonstrate colorless ONUs in single-fiber-based, bidirectional, intensity-modulation and direct-detection (IMDD), optical OFDM PONs (OOFDM-PONs) incorporating 25km SSMFs and OLT-side-seeded CW optical signals. The colorlessness of the REAM-IMs is characterized, based on which optimum REAM-IM operating conditions are identified. In the aforementioned PON architecture, 10Gb/s colorless upstream transmissions of end-to-end realtime OOFDM signals are successfully achieved for various wavelengths within the entire C-band. Over such a wavelength window, corresponding minimum received optical powers at the FEC limit vary in a range as small as <0.5dB. In addition, experimental measurements also indicate that Rayleigh backscattering imposes a 2.8dB optical power penalty on the 10Gb/s over 25km upstream OOFDM signal transmission. Furthermore, making use of on-line adaptive bit and power loading, a linear trade-off between aggregated signal line rate and optical power budget is observed, which shows that, for the present PON system, a 10% reduction in signal line rate can improve the optical power budget by 2.6dB. © 2012 Optical Society of America

    Cryogenic, high power, near diffraction limited, Yb:YAG slab laser

    Get PDF
    A cryogenic slab laser that is suitable for scaling to high power, while taking full advantage of the improved thermo-optical and thermo-mechanical properties of Yb:YAG at cryogenic temperatures is described. The laser uses a conduction cooled, end pumped, zigzag slab geometry resulting in a near diffraction limited, robust, power scalable design. The design and the initial characterization of the laser up to 200W are presented.Miftar Ganija, David Ottaway, Peter Veitch and Jesper Munc

    A photonic chip based frequency discriminator for a high performance microwave photonic link

    Get PDF
    We report a high performance phase modulation direct detection microwave photonic link employing a photonic chip as a frequency discriminator. The photonic chip consists of five optical ring resonators (ORRs) which are fully programmable using thermo-optical tuning. In this discriminator a drop-port response of an ORR is cascaded with a through response of another ORR to yield a linear phase modulation (PM) to intensity modulation (IM) conversion. The balanced photonic link employing the PM to IM conversion exhibits high second-order and third-order input intercept points of + 46 dBm and + 36 dBm, respectively, which are simultaneously achieved at one bias point.\ud \u

    Densely integrated microring resonator based photonic devices for use in access networks

    Get PDF
    Two reconfigurable optical add-drop multiplexers, operating in the second or third telecom window, as well as a 1x4x4 reconfigurable λ-router operating in the second telecom window, are demonstrated. The devices have a footprint less than 2 mm2 and are based on thermally tunable vertically coupled microring resonators fabricated in Si3N4/SiO2

    Experimental evaluation into novel, low cost, modular PEMFC stack

    Get PDF
    Attribution-NonCommercial-NoDerivs 3.0 Unported (CC BY-NC-ND 3.0)The Polymer Electrolyte Membrane Fuel Cell (PEMFC), despite being regarded as an ideal replacement to the internal combustion engine, is still not an economically attractive pri-mover due to a number of key challenges that have yet to be fully resolved; some of which include degradation to cell components resulting in inadequate lifetimes, specialised and costly manufacturing processes and poor gravimetric/volumetric energy densities. This paper presents a novel stack concept which removes the conventional bi polar plate (BPP), a component that is responsible for up to 80% of total stack weight and 90+% of stack volume in some designs. The removal of said component not only improves the volumetric and gravimetric energy density of the PEMFC stack but drastically reduces the cost of the stack by removing all costly manufacturing processes associated with PEMFC component machining while the functionality of the traditional BPP is still retained by the unique stack design. The stack architecture is first presented and then the characterisation of the PEMFC is shown over a wide range of operating scenarios. The experimental studies suggest that the performance of the new design is comparable to that of traditional stacks but at significantly less cost price.Final Published versio

    Experimental evaluation into novel, low cost, modular PEMFC stack

    Get PDF
    Attribution-NonCommercial-NoDerivs 3.0 Unported (CC BY-NC-ND 3.0)The Polymer Electrolyte Membrane Fuel Cell (PEMFC), despite being regarded as an ideal replacement to the internal combustion engine, is still not an economically attractive pri-mover due to a number of key challenges that have yet to be fully resolved; some of which include degradation to cell components resulting in inadequate lifetimes, specialised and costly manufacturing processes and poor gravimetric/volumetric energy densities. This paper presents a novel stack concept which removes the conventional bi polar plate (BPP), a component that is responsible for up to 80% of total stack weight and 90+% of stack volume in some designs. The removal of said component not only improves the volumetric and gravimetric energy density of the PEMFC stack but drastically reduces the cost of the stack by removing all costly manufacturing processes associated with PEMFC component machining while the functionality of the traditional BPP is still retained by the unique stack design. The stack architecture is first presented and then the characterisation of the PEMFC is shown over a wide range of operating scenarios. The experimental studies suggest that the performance of the new design is comparable to that of traditional stacks but at significantly less cost price.Final Published versio

    EChO Payload electronics architecture and SW design

    Full text link
    EChO is a three-modules (VNIR, SWIR, MWIR), highly integrated spectrometer, covering the wavelength range from 0.55 μ\mum, to 11.0 μ\mum. The baseline design includes the goal wavelength extension to 0.4 μ\mum while an optional LWIR module extends the range to the goal wavelength of 16.0 μ\mum. An Instrument Control Unit (ICU) is foreseen as the main electronic subsystem interfacing the spacecraft and collecting data from all the payload spectrometers modules. ICU is in charge of two main tasks: the overall payload control (Instrument Control Function) and the housekeepings and scientific data digital processing (Data Processing Function), including the lossless compression prior to store the science data to the Solid State Mass Memory of the Spacecraft. These two main tasks are accomplished thanks to the Payload On Board Software (P-OBSW) running on the ICU CPUs.Comment: Experimental Astronomy - EChO Special Issue 201

    Energy-efficiency evaluation of Intel KNL for HPC workloads

    Get PDF
    Energy consumption is increasingly becoming a limiting factor to the design of faster large-scale parallel systems, and development of energy-efficient and energy-aware applications is today a relevant issue for HPC code-developer communities. In this work we focus on energy performance of the Knights Landing (KNL) Xeon Phi, the latest many-core architecture processor introduced by Intel into the HPC market. We take into account the 64-core Xeon Phi 7230, and analyze its energy performance using both the on-chip MCDRAM and the regular DDR4 system memory as main storage for the application data-domain. As a benchmark application we use a Lattice Boltzmann code heavily optimized for this architecture and implemented using different memory data layouts to store its lattice. We assessthen the energy consumption using different memory data-layouts, kind of memory (DDR4 or MCDRAM) and number of threads per core
    corecore