992 research outputs found
Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding
Real-time and high-quality video coding is gaining a wide interest in the research and industrial community for different applications. H.264/AVC, a recent standard for high performance video coding, can be successfully exploited in several scenarios including digital video broadcasting, high-definition TV and DVD-based systems, which require to sustain up to tens of Mbits/s. To that purpose this paper proposes optimized architectures for H.264/AVC most critical tasks, Motion estimation and context adaptive binary arithmetic coding. Post synthesis results on sub-micron CMOS standard-cells technologies show that the proposed architectures can actually process in real-time 720 × 480 video sequences at 30 frames/s and grant more than 50 Mbits/s. The achieved circuit complexity and power consumption budgets are suitable for their integration in complex VLSI multimedia systems based either on AHB bus centric on-chip communication system or on novel Network-on-Chip (NoC) infrastructures for MPSoC (Multi-Processor System on Chip
Mode decision for the H.264/AVC video coding standard
H.264/AVC video coding standard gives us a very promising future for the
field of video broadcasting and communication because of its high coding
efficiency compared with other older video coding standards. However, high
coding efficiency also carries high computational complexity. Fast motion
estimation and fast mode decision are two very useful techniques which can
significantly reduce computational complexity.
This thesis focuses on the field of fast mode decision. The goal of this thesis is
that for very similar RD performance compared with H.264/AVC video coding
standard, we aim to find new fast mode decision techniques which can afford
significant time savings. [Continues.
- …