A Low Phase Noise All-Digital Programmable DLL-Based Clock Generator

[[abstract]]This paper proposes a low phase noise all-digital programmable DLL-based clock generator. The proposed clock generator is fabricated in a 0.18 μm standard CMOS process with a 1.8 V supply voltage. The proposed digital programmable DLL-based clock generator is easy migration over different processes and low power dissipation. The measurement results show that the input and output frequency ranges can operate 100 MHz ~ 600 MHz and 100 MHz ~ 1.2 GHz, respectively. At 800 MHz, the phase noise is -112.36 dBc @ 1MHz offset frequency. The total power consumption of the clock generator is 23.87 mW, and the active die area of the clock generator is 0.14 mm2.[[conferencetype]]國際[[conferencedate]]20140426~20140428[[booktype]]電子版[[iscallforpapers]]Y[[conferencelocation]]Sapporo, Japa

Design, Analysis and Implementation of DLL clock generator

In this paper we present design, analysis and implementation of Delay Locked Loop (DLL) based clock generator circuits. In this work a DLL has been proposed the design uses dynamic phase detector (PD) for phase detection. Voltage controlled delay line (VCDL) of proposed DLL consists of twelve delay elements. Current starved inverters have been used as delay element. In this paper, a proposed duty cycle corrector solves the problem of the sensitivity to half transparent (HT) architecture and the stuck locking error in the DLL simultaneously proposed DLL is designed to work at an input frequency of 250MHz. The design also generates an output of 3GHz using a frequency multiplication block. The design uses 180nm CMOS process technology and consumes 1.88mW of power at 1.8V