

# A Low Phase Noise All-Digital Programmable DLL-Based Clock Generator

Yu-Lung Lo, Han-Ying Liu<sup>#</sup>, Pei-Yuan Chou  
 Department of Electronic Engineering  
 National Kaohsiung Normal University  
 Yanchao, Kaohsiung, Taiwan R.O.C.  
 Email: #610274009@stu02.nknu.edu.tw

Wei-Bin Yang  
 Department of Electrical Engineering  
 Tamkang University  
 Tamsui, Taipei, Taiwan R.O.C.  
 Email: robin@ee.tku.edu.tw

**Abstract**—This paper proposes a low phase noise all-digital programmable DLL-based clock generator. The proposed clock generator is fabricated in a 0.18  $\mu\text{m}$  standard CMOS process with a 1.8 V supply voltage. The proposed digital programmable DLL-based clock generator is easy migration over different processes and low power dissipation. The measurement results show that the input and output frequency ranges can operate 100 MHz  $\sim$  600 MHz and 100 MHz  $\sim$  1.2 GHz, respectively. At 800 MHz, the phase noise is -112.36 dBc @ 1MHz offset frequency. The total power consumption of the clock generator is 23.87 mW, and the active die area of the clock generator is 0.14 mm<sup>2</sup>.

**Keywords**—Delay-Lock Loop (DLL); digital control delay line; multiphase; frequency multiplier; clock generator

## I. INTRODUCTION

In recent years, there have been increasing demands on clock generators capable of providing multiple-frequency clock signals in a wide frequency band for high-speed microprocessors, clock/data recovery (CDR) and mobile communication systems. Delay-locked loop (DLL)-based clock generators present strong advantages over conventional phase locked loop (PLL)-based approaches: better phase noise performance, robustness under robustness under process, voltage and temperature (PVT) variations, are easier to design, and fast settling times, and occupy smaller area due to a simpler loop filter.

However, in conventional analog DLL-based clock generators, the power consumption of the frequency multiplier is large as compared to the other blocks. Besides, conventional analog DLL-based clock generator uses capacitors to form low-pass filter which would occupy large chip area. Conversely, the digital DLL-based clock generator is easy migration over different processes and low power dissipation. Therefore, the all-digital DLL-based clock generator will become more important in the future [1]-[4].

In this paper, an all-digital low phase noise programmable DLL-based clock generator is proposed. To resolve the power consumption and large chip area in conventional analog DLL-based clock generator, it consists of digital control delay line, pulse generator, multiplier selector, and edge combiner. Moreover, clock generator can be programmable by external bits to produce  $\times 1 \sim \times 8$  of the reference frequency, operating over the widest frequency range among the various programmable frequency multipliers. Since the proposed clock generator occupies a small area and low power dissipation, it is quite attractive for system-on-a-chip (SoC) applications with dynamic frequency scaling.

This paper is arranged as follows. Section II briefly overview the architecture of proposed all-digital low phase noise programmable DLL-based clock generator. Circuit description is presented in Section III. In Section IV, experimental result, chip micrograph, and performance comparison are presented. Finally, Conclusions are presented in Section V.

## II. OVERALL ARCHITECTURE

The architecture of the proposed all-digital programmable DLL-based clock generator is shown in Fig. 1. It consists of DLL core and frequency multiplier. The DLL core consists of an initial circuit, coarse tune loop, fine tune loop, and digital-controlled delay line (DCDL). The coarse tune is composed of phase comparator (PC) and successive approximation register (SAR) [6]-[8]. And fine tune is composed of phase detector (PD) [9] and up/down counter [12] [13]. Frequency multiplier comprises multiplier selector, pulse generator and edge combiner.

The reference signals (Ref\_clk) inject the reference clock to initial circuit, phase detector and digital control delay line to make a start signal that initial SAR and up/down counter at the mid to avoid harmonic locking, stuck locking. At the same time, sixteen uniform phases will be produced by digital control delay line. It can choose different feedback signals (Int\_clk) to produce several multiplier by controlling the external input signal.

After the Int\_clk has been chosen, feedback signal is compared with the Ref\_clk by PC. If the Ref\_clk is in the lead, the Comp signal will be high. In contrast, if the Ref\_clk fall behind with the Int\_clk, the Comp signal will be low. The Comp signal make SAR to control the delay time of the




Fig. 1. The architecture of the proposed all-digital programmable DLL-based clock generator.




Fig. 2. The architecture of digital-controlled delay line.





Fig. 3. The architecture of pulse generator.



delay loop until the PC can't distinguish whether the Int\_clk lead or lag. At the moment course tune is locking that lock signal (LD) is high. After the PC is locking, the fine tune phase detector (PD) starts working. The fine tune PD distinguish whether the Int\_clk lead or lag to the Ref\_clk and generating up/dn signals to control up/down counter to adjust the delay time of delay loop. When the phase difference of the Ref\_clk and Int\_clk is within the dead zone of the PD, then the PD will stop counting.

### III. CIRCUIT DESCRIPTION

#### A. Digital-Controlled Delay Line (DCDL)

The adopted delay cell is shown in Fig. 2. DCDL consists of differential delay cells. Every delay cell is made up of two identically delay elements. It produces different delay to make sixteen phase output.

The digital-controlled delay line comprise 8-bit delay element. Three-bit C[2:0] is from the course loop that control by binary weight to achieve wide delay range. And the five-bit F[0:4] is from fine loop that control by thermal code. It provides high resolution delay time to reduce static phase error.

#### B. Pulse Generator

The architecture of pulse generator is shown in Fig. 3. It's made up of AND gate which generated various clocks. The




Fig. 4. The architecture of edge combiner.

Table I: The truth table of pulse generator

B2	B1	B0	Int_clk	Multiplier
0	0	0	P2	X1
0	0	1	P4	X2
0	1	0	P6	X3
0	1	1	P8	X4
1	0	0	P10	X5
1	0	1	P12	X6
1	1	0	P14	X7
1	1	1	P16	X8

Table II: The truth table of edge combiner

B <sub>x</sub>	B <sub>x</sub> b	Out	Outb
1	0	0	1
0	1	1	0




Fig. 5. The timing diagram of 2x reference frequency.

clocks P1 and P2b use AND operation in pulse generator to made B1 pulse. Likewise, the clocks P2 and P3b use AND operation in pulse generator to made B1b pulse and so on. The following is function of pulse generator:

$$B_x = P_{2x-1} \cdot P_{2xb}$$

$$B_{xb} = P_{2x} \cdot P_{2x+1b} \text{ where } x = 1 \sim 8$$

#### C. Multiplier Selector and Edge Combiner

The multiplier selector use three external bits to control pulse generator what it contribute different clocks. The truth




Fig. 6. The chip micrograph of the proposed clock generator.



Fig. 8. 1.2 GHz for 3× reference frequency.




Fig. 7. 800 MHz for 2× reference frequency.



Fig. 9. 1 GHz for 5× reference frequency.

table is shown in table I. The architecture of edge combiner is shown in Fig. 4. When the Bx is high then the Bxb will be low. On the other hand, when the Bx is low then the Bxb will be low. The truth table of edge combiner is shown in Table II. After the edge combiner completes the synthesis procedure, the out signals Out and Outb will be produce. Following is the function of edge combiner:

$$\text{Out} = \overline{B_1} + \overline{B_2} + \dots + \overline{B_x}$$

$$\text{Outb} = \overline{B_{1b}} + \overline{B_{2b}} + \dots + \overline{B_{xb}}$$
 where  $x = 1 \sim 8$

The timing diagram of 2× reference frequency is shown in Fig. 5. When the B[2:0] is “001”, the P1 and P3b, P2 and P4b, P3 and P1b, P4 and P2b also have same output clock. Finally, the B1, B1b, B2, B2b will be operated by edge combiner to output clock 2× what the reference clock is input.

#### IV. EXPERIMENT RESULT

The proposed low phase noise all-digital programmable DLL-based clock generator was fabricated in a 0.18- $\mu\text{m}$  CMOS process with a 1.8 V supply voltage. Fig. 6 shows the chip micrograph of the proposed clock generator. The active die area of the chip is 0.14 mm<sup>2</sup>. The frequency multiplier generates 2×, 3×, 5×, 8× of reference clock, as shown in Fig. 7, Fig. 8, Fig. 9 and Fig. 10, respectively. The spectrum of




Fig. 10. 1.2 GHz for 8× reference frequency.

the clock generator is shown in Fig. 11. The phase noise is -112.36 dBc@1 MHz offset frequency, as shown in Fig. 12. The comparison between the proposed clock generator and previous work is displayed in Table III. The proposed clock generator can provide an odd multiplication factor of up to 8. Moreover, the proposed clock generator has better performance in phase noise.




Fig. 11. Measured output spectrum of the proposed clock generator.




Fig. 12. Measured phase noise plot.

## V. CONCLUSION

The low phase noise all-digital programmable DLL-based clock generator is proposed that can be applied to microchip, clock data recovery, mobility communication system and SoC. The proposed clock generator can produce  $\times 1\sim\times 8$  clock what it provides several clocks to different system. The chip is fabricated in a  $0.18\ \mu\text{m}$  standard CMOS process with a 1.8 V supply voltage. The active die area of the chip is  $0.14\text{mm}^2$ . The proposed clock generator can operate with input clock range is 100 MHz  $\sim$  600 MHz and the output range is 100 MHz  $\sim$  1.2 GHz. The phase noise is  $-112.36\ \text{dBc}$  @ 1MHz offset frequency.

## ACKNOWLEDGMENT

This work was supported by the National Science Council (NSC), Taiwan. The authors would also like to thank the National Chip Implementation Center (CIC) of Taiwan for chip fabrication and equipment services.

## REFERENCES

[1] J. Choi, S. T. KIM, W. K. K. W. KIM, K. L. and K. Laskar "A low power and wide range programmable clock generator with a high multiplication factor", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 4, pp. 701–705, Apr. 2011.

Table III: Performance comparison with prior works

	[1]	[2]	This work
Process	0.18- $\mu\text{m}$	0.25- $\mu\text{m}$	<b>0.18-<math>\mu\text{m}</math></b>
Supply Voltage	1.8 V	2.5 V	<b>1.8 V</b>
Programmability	$\times 4, \times 8, \times 12, \times 24$	No	$\times 1\sim\times 8$
Output Range	30 MHz $\sim$ 2.16 GHz	120 MHz $\sim$ 1.2 GHz	<b>100 MHz <math>\sim</math> 1.2 GHz</b>
Phase Noise	-82.6 dBc @ 1 KHz -87.7 dBc @ 10 KHz -99.8 dBc @ 100 KHz	-88 dBc @ 10 KHz	<b>-73.95 dBc @ 1KHz -89.83 dBc @ 10KHz -108.26 dBc @ 100 KHz -112.36 dBc @ 1MHz</b>
Power Consumption	16.2 mW @ 2.16 GHz	52.5 mW @ 1.2 GHz	<b>23.87 mW @ 800 MHz</b>
Active Area	0.051 $\text{mm}^2$	0.13 $\text{mm}^2$	<b>0.14 <math>\text{mm}^2</math></b>

[2] C. C. Wang, Y. L. Tseng, H. C. She, and R. Hu, "A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 12, no. 12, pp. 1377–1381, Dec. 2004.

[3] S. Ok, K. Chung, J. Koo, and C. Kim, "An anti-harmonic, programmable, DLL-based frequency multiplier for dynamic frequency scaling," *IEEE Tran. Very Large Scale Integration Systems*, vol. 18, no. 7, pp. 1130–1134, July. 2010.

[4] S. Hwang, K. M. KIM, J. Kim, S. W. KIM and C. Kim "A self-calibrated DLL-Based clock generator for an energy-aware EISC processor", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 3, pp. 575–579, Mar. 2013.

[5] S. Hoyos, C. W. Tsang, J. Vanderhaegen, Y. Chiu, Y. Aibara, H. Khorramabadi, and B. Nikolić, "A 15 MHz–600 MHz, 20 mW, 0.38  $\text{mm}^2$ , fast coarse locking digital DLL in  $0.13\ \mu\text{m}$  CMOS," *IEEE European Solid-State Circuits Conf.*, pp. 90–93, Sept. 2008.

[6] G. K. Dehng, J. M. Hsu, C. Y. Yang; S. I. Liu, "Clock-deskew buffer using a SAR-controlled delay-locked loop," *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1128–1136, Aug. 2000.

[7] L. Wang, L. Liu, and H. Chen, "An implementation of fast-locking and wide-range 11-bit reversible SAR DLL," *IEEE Trans. Circuits and Systems II*, vol. 57, no. 6, pp. 421–425, June. 2010.

[8] J. S. Wang, Y. M. Wang, C. H. Chen, and Y. C. Liu, "An ultra-low-power fast-lock-in small-jitter all-digital DLL," in *Dig. Tech. Papers IEEE Int. Solid-State Circuit Conf.*, pp. 422–423, 607, Feb. 2005.

[9] C. Y. Yang and S. I. Liu, "A one-wire approach for skew compensating clock distribution based on bidirectional techniques," *IEEE J. Solid-State Circuits*, vol. 36, no. 2, pp. 266–272, Feb. 2001.

[10] H. Chae, D. Shin, K. Kim, K. W. Kim, Y. J. Choi, and C. Kim, "A wide-range all-digital multiphase DLL with supply noise tolerance," *IEEE Asian Solid-State Circuits Conference*, pp. 421–424, Nov. 2008.

[11] S. Yang, D. Huang, X. Wen, L. Chen and J. Chen "A radiation-hardened DLL with fine resolution and DCC for DDR2 memory interface in  $0.13\ \mu\text{m}$  CMOS," in *Proc. IEEE Trans. Circuits and Systems I*, May. 2013, pp. 1496–1499.

[12] R. J. Yang and S.I. Liu, "A 2.5 GHz all-digital delay-locked loop in  $0.13\ \mu\text{m}$  CMOS technology," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2338–2347, Nov. 2007.

[13] K. I. Oh, L. S. Kim, K. I. Park, Y. H. Jun, and K. Kim, "Low-jitter multi-phase digital DLL with closest edge selection scheme for DDR memory interface," *Electron. Lett.*, vol. 44, no. 19, Sep. 2008, pp. 1121–1123.