CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
Half-buffer retiming and token cages for synchronous elastic circuits
Author
Ampalam
Austin
+22 more
Bañeres
Blaauw
Bowman
Brej
Bufistov
Carloni
Carloni
Carmona
Casu
Collins
Cortadella
Cortadella
Ghosh
Jacobson
Júlvez
Kam
Li
Li
Lu
Lu
M.R. Casu
Reese
Publication venue
IET
Publication date
01/01/2011
Field of study
Get PDF
Crossref
PORTO@iris (Publications Open Repository TOrino - Politecnico di Torino)
PORTO Publications Open Repository TOrino