CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
research
Half-buffer retiming and token cages for synchronous elastic circuits
Authors
Ampalam
Austin
+22 more
Bañeres
Blaauw
Bowman
Brej
Bufistov
Carloni
Carloni
Carmona
Casu
Collins
Cortadella
Cortadella
Ghosh
Jacobson
Júlvez
Kam
Li
Li
Lu
Lu
M.R. Casu
Reese
Publication date
1 January 2011
Publisher
IET
Doi
Cite
Abstract
Abstract is not available.
Similar works
Full text
Open in the Core reader
Download PDF
Available Versions
Crossref
See this paper in CORE
Go to the repository landing page
Download from data provider
Last time updated on 01/04/2019
PORTO@iris (Publications Open Repository TOrino - Politecnico di Torino)
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:iris.polito.it:11583/24299...
Last time updated on 30/10/2019
PORTO Publications Open Repository TOrino
See this paper in CORE
Go to the repository landing page
Download from data provider
oai:porto.polito.it:2429981
Last time updated on 10/07/2013