CORE
CO
nnecting
RE
positories
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Research partnership
About
About
About us
Our mission
Team
Blog
FAQs
Contact us
Community governance
Governance
Advisory Board
Board of supporters
Research network
Innovations
Our research
Labs
Filters
1 research outputs found
Evaluating architecture-level optimization in packet processing caches
Author
Berry
Chang
+23 more
Cheng
Cisco
Cisco
Eatherton
Ethernet Alliance
Hassan
Hayato Yamaki
Hewlett Packard Enterprise
Hiroki Honda
Ho
Kim
Kim
Kyosuke Tanaka
Li
Muralimanohar
Nawa
Peñaloza
Réseaux IP Européens Network Coordination Centre
Shinobu Miwa
Tanaka
WIDE MAWI Working Group
Yamaki
Yamaki
Publication venue
'Elsevier BV'
Publication date
Field of study
No full text
Crossref
No full text
