4 research outputs found
Managing Many-Core Aging
Many-core scaling now faces a power wall. The gap between the number of cores
that fit on a die and the number that can operate simultaneously under the power
budget is rapidly increasing with technology scaling. In future designs, the
majority of the cores will necessarily have to be dormant at any given time to
meet the power budget.
To push back the many-core power wall, this work introduces Dynamic Voltage
Scaling for Aging Management (DVSAM) ??? a new scheme for trading off processor
aging for performance and power. DVSAM can be used to maximize performance,
minimize power, or boost performance for a short life. In addition, this work
introduces the BubbleWrap many-core, an architecture that makes use of DVSAM.
BubbleWrap identifies the most power-efficient cores on a variation-affected
chip and designates them as Throughput cores dedicated to parallel-section
execution; the rest of the cores (Expendable cores) are dedicated to sequential
sections. In one use of DVSAM, BubbleWrap sacrifices Expendable cores one at a
time by running them at elevated V dd for a month or so each, until they
completely wear out. Our simulations show that a 32-core BubbleWrap many-core
provides substantial improvements over a plain chip. For example, on average,
one design runs fully sequential applications at a 22% higher frequency, and
fully parallel applications with a 33% higher throughput
Recommended from our members
Impact of e-commerce in B2B physical distribution: diffusion of innovations perspective
Error-free near-threshold adiabatic CMOS logic in the presence of process variation
This paper provides the first analysis of process variation effect on the adiabatic logic combined with near-threshold operation. One of the significant concerns is whether reliable performance is retained with voltage scaling. We find that typical variations of process parameters do not affect error-free operation at the minimum-energy frequency. Monte Carlo simulations of a 4-bit full adder using ECRL logic with 0.45 V supply voltage show that in the presence of typical process variations, energy consumption of the circuit operating at 25 MHz increases by 10.2% in the worst case while a 100% error-free operation is maintained. The maximum operating frequency (208 MHz) is reduced to nearly half of the nominal value (385 MHz). To further improve the robustness of the adder against process variation, a bit-serial adiabatic adder is considered with an even lower energy consumption per cycle.</p