Social Pacts, Unemployment, and EMU Macroeconomic Policy

currency; economic integration; EMU; Euro; European Central Bank; political economy; unemployment

Fractional Quantum Hall Physics in Jaynes-Cummings-Hubbard Lattices

Jaynes-Cummings-Hubbard arrays provide unique opportunities for quantum emulation as they exhibit convenient state preparation and measurement, and in-situ tuning of parameters. We show how to realise strongly correlated states of light in Jaynes-Cummings-Hubbard arrays under the introduction of an effective magnetic field. The effective field is realised by dynamic tuning of the cavity resonances. We demonstrate the existence of Fractional Quantum Hall states by com- puting topological invariants, phase transitions between topologically distinct states, and Laughlin wavefunction overlap.Comment: 5 pages, 3 figure

Phase Locked Loop Test Methodology

Phase locked loops are incorporated into almost every large-scale mixed signal and digital system on chip (SOC). Various types of PLL architectures exist including fully analogue, fully digital, semi-digital, and software based. Currently the most commonly used PLL architecture for SOC environments and chipset applications is the Charge-Pump (CP) semi-digital type. This architecture is commonly used for clock synthesis applications, such as the supply of a high frequency on-chip clock, which is derived from a low frequency board level clock. In addition, CP-PLL architectures are now frequently used for demanding RF (Radio Frequency) synthesis, and data synchronization applications. On chip system blocks that rely on correct PLL operation may include third party IP cores, ADCs, DACs and user defined logic (UDL). Basically, any on-chip function that requires a stable clock will be reliant on correct PLL operation. As a direct consequence it is essential that the PLL function is reliably verified during both the design and debug phase and through production testing. This chapter focuses on test approaches related to embedded CP-PLLs used for the purpose of clock generation for SOC. However, methods discussed will generally apply to CP-PLLs used for other applications

Metropolitan Area Home Prices and the Mortgage Interest Deduction: Estimates and Simulations from Policy Change

We simulate changes to metropolitan area home prices from reforming the Mortgage Interest Deduction (MID). Price simulations are based on an extended user cost model that incorporates two dimensions of behavioral change in home buyers: sensitivity of borrowing and the propensity to use tax deductions. We simulate prices with both inelastic and elastic supply. Our results show a wide range of price effects across metropolitan areas and prospective policies. Considering behavioral change and no supply elasticity, eliminating the MID results in average home price declines as steep as 13.5% in Washington, D.C., and as small as 3.5% in Miami-Fort Lauderdale, FL. Converting the MID to a 15% refundable credit reduces prices by as much as 1.4% in San Jose, CA, San Francisco, CA, and Washington, D.C. and increases average price in other metropolitan areas by as much as 12.1% (Miami-Fort Lauderdale). Accounting for market elasticities produces price estimates that are on average 36% as large as standard estimates

"Nourishing European Interest Groups: The Delors Commission and Labour"

Not available