64 research outputs found
Efficient implementation of digital filters using novel reconfiguaration multiplier blocks (REMB)
Reconfigurable Multiplier Blocks (ReMB) offer significant complexity reductions in multiple constant multiplications in time-multiplexed digital filters. In this paper the ReMB technique is employed in the implementation of a half-band 32-tap FIR filter on both Xilinx Virtex FPGA and UMC 0.18micro m CMOS technologies. Reference designs have also been built by deploying standard time-multiplexed architectures and off-the-shelf Xilinx Core Generator system for the FPGA design. All designs are then compared for their area and delay figures. It is shown that, the ReMB technique
can significantly reduce the area for the multiplier circuitry and the coefficient store, as well as reducing the delay
Synthesis of reconfigurable multiplier blocks: part II: algorithm
Reconfigurable Multiplier Blocks (ReMB) offer significant area, delay and possibly power reduction in time-multiplexed
implementation of multiple constant multiplications. This paper and its companion paper (entitled Part I- Fundamentals) together present a systematic synthesis
method for Single Input Single Output (SISO) and Single
Input Multiple Output (SIMO) ReMB designs. This paper
illustrates the synthesis method through examples. The
companion paper presents the necessary foundation and
terminology needed for developing a systematic synthesis
technique. The proposed method achieves reduced logic-depth
and area over standard multipliers / multiplier blocks
Synthesis of reconfigurable multiplier blocks: part I: fundamentals
Reconfigurable Multiplier Blocks (ReMB) offer significant area, delay and possibly power reduction in time multiplexed
implementation of multiple constant multiplications. This paper and its companion paper (subtitled Part II- Algorithm) together present a systematic synthesis
method for Single Input Single Output (SISO) and Single
Input Multiple Output (SIMO) ReMB designs. This paper
presents the necessary foundation and terminology needed for
developing a systematic synthesis technique. The companion
paper illustrates the synthesis method through examples. The
method proposed achieves reduced logic-depth and area over
standard multipliers / multiplier blocks
Design guidelines for reconfigurable multiplier blocks
The newly proposed reconfigurable multiplier blocks offer
significant savings in area over the traditional multiplier blocks for time-multiplexed digital filters or any other system where only a subset of the coefficients that can be produced by the multiplier block is needed in a given time. The basic structure comprises a multiplexer connected to at least one input of an adder/subtractor that can generate several partial products, leading to better area utilization. The multiplier block algorithm complexity of a design increases logarithmically as the number of the multiplexers is increased. Design guidelines for the
maximum utilization of the reconfigurable multiplier block
structures are also presented
Efficient implementation of digital filters using novel reconfiguaration multiplier blocks (REMB)
Reconfigurable Multiplier Blocks (ReMB) offer significant complexity reductions in multiple constant multiplications in time-multiplexed digital filters. In this paper the ReMB technique is employed in the implementation of a half-band 32-tap FIR filter on both Xilinx Virtex FPGA and UMC 0.18micro m CMOS technologies. Reference designs have also been built by deploying standard time-multiplexed architectures and off-the-shelf Xilinx Core Generator system for the FPGA design. All designs are then compared for their area and delay figures. It is shown that, the ReMB technique
can significantly reduce the area for the multiplier circuitry and the coefficient store, as well as reducing the delay
Reconfigurable implementation of recursive DCT kernels for reduced quantization noise
Time multiplexed implementations of the recursive DCT
processors are widely used in many multimedia and compression applications. Recently proposed three Goertzel kernels offer significant improvement (up to 90 %) in the noise performance of the time-multiplexed architecture to allow word-length specifications get reduced. In this paper, a highly optimized reconfigurable DCT architecture is proposed that can perform the function of three different kemels (Type A, B and C) on Virtex FPG
A low-complexity self-calibrating adaptive quadrature receiver
In this paper digital part of a self-calibrating
quadrature-receiver is described, containing a digital
calibration-engine. The blind source-separation-based
calibration-engine eliminates the RF-impairments in
real-time hence improving the receiver's performance
without the need for test/pilot tones, trimming or use of
power-hungry discrete components. Furthermore, an
efficient time-multiplexed calibration-engine
architecture is proposed and implemented on an FPGA
utilising a reduced-range multiplier structure. The use
of reduced-range multipliers results in substantial
reduction of area as well as power consumption
without a compromise in performance when compared
with an efficiently designed general purpose multiplier.
The performance of the calibration-engine does not
depend on the modulation format or the constellation
size of the received signal; hence it can be easily
integrated into the digital signal processing paths of
any receiver
A computationally efficient DAB bit-stream processor
This paper describes an MPEG (moving pictures expert group) audio layer II - LFE (lower frequency extension) bit-stream processor targeting DAB (digital audio broadcasting) receivers that will handle the decoding of the frames in a computationally efficient manner to provide a synthesis sub-band filter with the reconstructed sub-band samples. Focus is given to the frequency sample reconstruction part, which handles the re-quantization and re-scaling of the samples once the necessary information is extracted from the frame. The comparison to a direct implementation of the frequency sample reconstruction block is carried out to prove increased computational efficiency
Power analysis of multiplier blocks
In this study, three multiplier-blocks generated by different algorithms are analyzed for their power consumption via transition count based on their implementation on the Xilinx Virtex device. The high level Glitch-Path method, which is used for estimating the relative figures of transitions occurring at the outputs of the adders, has been refined for more accurate estimation and a new method GP Score is proposed. Several design issues are discussed regarding ways of reducing the transitions
Power consumption behaviour of multiplier block algorithms
Multiplier blocks have been used primarily for the reduction of circuit complexity. Using new algorithms, it has been shown that they can also be used for effective reduction of power consumption in digital filter circuits. In this paper, the new GP score method is used as a relative power measure to compare digital filter multiplier blocks using the BHM, RAGn and CI algorithms
- …