5 research outputs found
Recommended from our members
Evolved transistor array robot controllers
For the first time a field programmable transistor array (FPTA) was used to evolve robot control circuits directly in analog hardware. Controllers were successfully incrementally evolved for a physical robot engaged in a series of visually guided behaviours, including finding a target in a complex environment where the goal was hidden from most locations. Circuits for recognising spoken commands were also evolved and these were used in conjunction with the controllers to enable voice control of the robot, triggering behavioural switching. Poor quality visual sensors were deliberately used to test the ability of evolved analog circuits to deal with noisy uncertain data in realtime. Visual features were coevolved with the controllers to automatically achieve dimensionality reduction and feature extraction and selection in an integrated way. An efficient new method was developed for simulating the robot in its visual environment. This allowed controllers to be evaluated in a simulation connected to the FPTA. The controllers then transferred seamlessly to the real world. The circuit replication issue was also addressed in experiments where circuits were evolved to be able to function correctly in multiple areas of the FPTA. A methodology was developed to
analyse the evolved circuits which provided insights into their operation. Comparative experiments demonstrated the superior evolvability of the transistor array medium
Variability-Aware Circuit Performance Optimisation Through Digital Reconfiguration
This thesis proposes optimisation methods for improving the performance of circuits imple-
mented on a custom reconfigurable hardware platform with knowledge of intrinsic variations,
through the use of digital reconfiguration.
With the continuing trend of transistor shrinking, stochastic variations become first order
effects, posing a significant challenge for device reliability. Traditional device models tend
to be too conservative, as the margins are greatly increased to account for these variations.
Variation-aware optimisation methods are then required to reduce the performance spread
caused by these substrate variations.
The Programmable Analogue and Digital Array (PAnDA) is a reconfigurable hardware plat-
form which combines the traditional architecture of a Field Programmable Gate Array
(FPGA) with the concept of configurable transistor widths, and is used in this thesis as
a platform on which variability-aware circuits can be implemented.
A model of the PAnDA architecture is designed to allow for rapid prototyping of devices,
making the study of the effects of intrinsic variability on circuit performance – which re-
quires expensive statistical simulations – feasible. This is achieved by means of importing
statistically-enhanced transistor performance data from RandomSPICE simulations into a
model of the PAnDA architecture implemented in hardware. Digital reconfiguration is then
used to explore the hardware resources available for performance optimisation. A bio-inspired
optimisation algorithm is used to explore the large solution space more efficiently.
Results from test circuits suggest that variation-aware optimisation can provide a significant
reduction in the spread of the distribution of performance across various instances of circuits,
as well as an increase in performance for each. Even if transistor geometry flexibility is
not available, as is the case of traditional architectures, it is still possible to make use of
the substrate variations to reduce spread and increase performance by means of function
relocation
Exploiting development to enhance the scalability of hardware evolution.
Evolutionary algorithms do not scale well to the large, complex circuit design problems typical of the real world. Although techniques based on traditional design decomposition have been proposed to enhance hardware evolution's scalability, they often rely on traditional domain knowledge that may not be appropriate for evolutionary search and might limit evolution's opportunity to innovate. It has been proposed that reliance on such knowledge can be avoided by introducing a model of biological development to the evolutionary algorithm, but this approach has not yet achieved its potential. Prior demonstrations of how development can enhance scalability used toy problems that are not indicative of evolving hardware. Prior attempts to apply development to hardware evolution have rarely been successful and have never explored its effect on scalability in detail. This thesis demonstrates that development can enhance scalability in hardware evolution, primarily through a statistical comparison of hardware evolution's performance with and without development using circuit design problems of various sizes. This is reinforced by proposing and demonstrating three key mechanisms that development uses to enhance scalability: the creation of modules, the reuse of modules, and the discovery of design abstractions. The thesis includes several minor contributions: hardware is evolved using a common reconfigurable architecture at a lower level of abstraction than reported elsewhere. It is shown that this can allow evolution to exploit the architecture more efficiently and perhaps search more effectively. Also the benefits of several features of developmental models are explored through the biases they impose on the evolutionary search. Features that are explored include the type of environmental context development uses and the constraints on symmetry and information transmission they impose, genetic operators that may improve the robustness of gene networks, and how development is mapped to hardware. Also performance is compared against contemporary developmental models
Intrinsic Evolution of Controllable Oscillators in FPTA-2
Abstract. Simple one- and two-bit controllable oscillators were intrin-sically evolved using only four cells of Field Programmable Transistor Array (FPTA-2). These oscillators can produce different oscillations for different setting of control signals. Therefore, they could be used, in prin-ciple, to compose complex networks of oscillators that could exhibit rich dynamical behavior in order to perform a computation or to model a desired system.