3 research outputs found

    Smart City : aproximación crítica al caso Medellín

    Get PDF
    RESUMEN: En el presente trabajo se indaga el enfoque que se tiene sobre el concepto Smart City en la ciudad de Medellín, desde el discurso y los proyectos dirigidos por la alcaldía de dicha ciudad. Se abordó lo que se ha escrito y estudiado sobre el tema internacionalmente, con el fin de generar un contexto actual sobre Smart City e identificar una definición concreta y adecuada para el caso particular de Medellín. Después se analizaron los planes de desarrollo de las últimas cuatro administraciones y proyectos relacionados con Smart city que se estaban llevando a cabo durante la realización de este trabajo. En lo referente al acordamiento teórico del concepto se encontraron problemas en el concepto de ciudad que utilizan los que generalmente abordan las Smart cities, encontrándolo reduccionista. En cuanto a los planes y proyectos promovidos por la alcaldía de Medellín, se encontraron pocos proyectos, muchos de ellos no presentes en los planes de desarrollo, o algunos se encontraban como proyectos secundarios, desarticulados entre ellos.ABSTRACT: This paper investigates the approach to the Smart City concept in the city of Medellín, based on the discourse and projects directed by the mayor's office of that city. It addressed what was written and studied on the subject internationally, in order to generate a current context on Smart City and identify a concrete and appropriate definition for the particular case of Medellin. Afterwards, the development plans of the last four administrations and projects related to Smart City that were being carried out during the execution of this work were analyzed. Regarding the theoretical agreement of the concept, problems were found in the concept of the city that is generally used by Smart Cities, finding it reductionist. As for the plans and projects promoted by the Mayor's Office of Medellín, few projects were found, many of them not present in the development plans, or some were as secondary projects, disarticulated among them

    Asynchrobatic logic for low-power VLSI design

    Get PDF
    In this work, Asynchrobatic Logic is presented. It is a novel low-power design style that combines the energy saving benefits of asynchronous logic and adiabatic logic to produce systems whose power dissipation is reduced in several different ways. The term “Asynchrobatic” is a new word that can be used to describe these types of systems, and is derived from the concatenation and shortening of Asynchronous, Adiabatic Logic. This thesis introduces the concept and theory behind Asynchrobatic Logic. It first provides an introductory background to both underlying parent technologies (asynchronous logic and adiabatic logic). The background material continues with an explanation of a number of possible methods for designing complex data-path cells used in the adiabatic data-path. Asynchrobatic Logic is then introduced as a comparison between asynchronous and Asynchrobatic buffer chains, showing that for wide systems, it operates more efficiently. Two more-complex sub-systems are presented, firstly a layout implementation of the substitution boxes from the Twofish encryption algorithm, and secondly a front-end only (without parasitic capacitances, resistances) simulation that demonstrates a functional system capable of calculating the Greatest Common Denominator (GCD) of a pair of 16-bit unsigned integers, which under typical conditions on a 0.35μm process, executed a test vector requiring twenty-four iterations in 2.067μs with a power consumption of 3.257nW. These examples show that the concept of Asynchrobatic Logic has the potential to be used in real-world applications, and is not just theory without application. At the time of its first publication in 2004, Asynchrobatic Logic was both unique and ground-breaking, as this was the first time that consideration had been given to operating large-scale adiabatic logic in an asynchronous fashion, and the first time that Asynchronous Stepwise Charging (ASWC) had been used to drive an adiabatic data-path
    corecore