230 research outputs found
Recommended from our members
Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells
It is demonstrated in this paper that it is possible
to synthesize a stochastic flash ADC entirely from Verilog code
and a standard digital library. An analog comparator is introduced
that is constructed from two cross-coupled 3-input digital
NAND gates, and can be described in Verilog. The synthesized
comparators have random, Gaussian offsets that are used as
virtual voltage references to make a flash ADC. A piecewise-linear
inverse Gaussian CDF function is used to correct the nonlinearity
introduced by the Gaussian offset distribution. The prototype IC
is fabricated in 90nm CMOS and implements a 2047-comparator
version of the proposed architecture. All components including
the comparators, the ones adder, and the piecewise inverse
Gaussian function are all implemented in Verilog. Conventional
digital synthesis and place-and-route is then used to generate
the physical layout, making this the first fully synthesized ADC.
SNDR of 35.9dB (without calibration) is achieved at 210MSPS
from the Verilog synthesized design.This is an author's peer-reviewed final manuscript, as accepted by the publisher. The published article is copyrighted by IEEE-Institute of Electrical and Electronics Engineers and can be found at: http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=8919]. ©201X IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.Keywords: Circuit synthesis, Analog-digital conversion, Stochastic system
Stochastic ADC using Standard Cells: Design, Implementation and Eventual Fabrication of a 4.7-bit ADC
As process nodes shrink, analog design increasingly becomes difficult due to space, signal, and noise concerns. With highly synthesized digital design, analog design innovation lags as these specific considerations are to be accounted for. The analog to digital converter, proposed by Weaver et al., is a completely digital design relying on comparator offsets to produce a digital counter that tracks the difference between the input voltage and a reference voltage. To soon be fabricated on GlobalFoundry’s 130 nm CMOS process, the proposed 5-bit ADC uses approximately 90,000 transistors with 1,500 comparators and a full-adder tree consisting of 1,500 adders to produce a digital output with a reference voltage of 500 mV and a range of ± 50 mV
Recommended from our members
Noise shaping Asynchronous SAR ADC based time to digital converter
Time-to-digital converters (TDCs) are key elements for the digitization of timing information in modern mixed-signal circuits such as digital PLLs, DLLs, ADCs, and on-chip jitter-monitoring circuits. Especially, high-resolution TDCs are increasingly employed in on-chip timing tests, such as jitter and clock skew measurements, as advanced fabrication technologies allow fine on-chip time resolutions. Its main purpose is to quantize the time interval of a pulse signal or the time interval between the rising edges of two clock signals. Similarly to ADCs, the performance of TDCs are also primarily characterized by Resolution, Sampling Rate, FOM, SNDR, Dynamic Range and DNL/INL. This work proposes and demonstrates 2nd order noise shaping Asynchronous SAR ADC based TDC architecture with highest resolution of 0.25 ps among current state of art designs with respect to post-layout simulation results. This circuit is a combination of low power/High Resolution 2nd Order Noise Shaped Asynchronous SAR ADC backend with simple Time to Amplitude converter (TAC) front-end and is implemented in 40nm CMOS technology. Additionally, special emphasis is given on the discussion on various current state of art TDC architectures.Electrical and Computer Engineerin
Open-Source Synthesizable Analog Blocks for High-Speed Link Designs: 20-GS/s 5b ENOB Analog-to-Digital Converter and 5-GHz Phase Interpolator
Using digital standard cells and digital place-and-route (PnR) tools, we
created a 20 GS/s, 8-bit analog-to-digital converter (ADC) for use in
high-speed serial link applications with an ENOB of 5.6, a DNL of 0.96 LSB, and
an INL of 2.39 LSB, which dissipated 175 mW in 0.102 mm2 in a 16nm technology.
The design is entirely described by HDL so that it can be ported to other
processes with minimal effort and shared as open source.Comment: 2020 IEEE Symposium on VLSI Circuit
Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems
Increasing number of energy-limited applications continue to drive the demand for designing systems with high energy efficiency. This tutorial covers the main building blocks of a system implementation including digital logic, embedded memories, and analog-to-digital converters and describes the challenges and solutions to designing these blocks for low-voltage operation
Recommended from our members
Automated synthesis of analog to digital conversion
This thesis describes circuit architectures and techniques that facilitate the
automatic synthesis and fabrication of analog-to-digital converters (ADCs). Since
automated synthesis already exists for digital circuits and is part of the digital
circuit design flow, this work demonstrates the feasibility of ADC synthesis with
little or no modification to presently existing software tools. In the end, it is
demonstrated that an ADC can be implemented from synthesizable Verilog code,
making it highly portable from one process technology to another. Moreover,
by demonstrating how to use existing standard digital gates to generate analog
functions (e.g. an analog comparator), the physical implementation of an ADC
can be as automatic and straightforward as a standard digital circuit
Ring-oscillator with multiple transconductors for linear analog-to-digital conversion
This paper proposes a new circuit-based approach to mitigate nonlinearity in open-loop ring-oscillator-based analog-to-digital converters (ADCs). The approach consists of driving a current-controlled oscillator (CCO) with several transconductors connected in parallel with different bias conditions. The current injected into the oscillator can then be properly sized to linearize the oscillator, performing the inverse current-to-frequency function. To evaluate the approach, a circuit example has been designed in a 65-nm CMOS process, leading to a more than 3-ENOB enhancement in simulation for a high-swing differential input voltage signal of 800-mVpp, with considerable less complex design and lower power and expected area in comparison to state-of-the-art circuit based solutions. The architecture has also been checked against PVT and mismatch variations, proving to be highly robust, requiring only very simple calibration techniques. The solution is especially suitable for high-bandwidth (tens of MHz) medium-resolution applications (10–12 ENOBs), such as 5G or Internet-of-Things (IoT) devices.This research was funded by Project TEC2017-82653-R, Spain
Re-thinking Analog Integrated Circuits in Digital Terms: A New Design Concept for the IoT Era
A steady trend towards the design of mostly-digital and digital-friendly analog circuits, suitable to integration in mainstream nanoscale CMOS by a highly automated design flow, has been observed in the last years to address the requirements of the emerging Internet of Things (IoT) applications. In this context, this tutorial brief presents an overview of concepts and design methodologies that emerged in the last decade, aimed to the implementation of analog circuits like Operational Transconductance Amplifiers, Voltage References and Data Converters by digital circuits. The current design challenges and application scenarios as well as the future perspectives and opportunities in the field of digital-based analog processing are finally discussed
- …