5 research outputs found
Improving chip multiprocessor reliability through code replication
Chip multiprocessors (CMPs) are promising candidates for the next generation computing platforms to utilize large numbers of gates and reduce the effects of high interconnect delays. One of the key challenges in CMP design is to balance out the often-conflicting demands. Specifically, for today's image/video applications and systems, power consumption, memory space occupancy, area cost, and reliability are as important as performance. Therefore, a compilation framework for CMPs should consider multiple factors during the optimization process. Motivated by this observation, this paper addresses the energy-aware reliability support for the CMP architectures, targeting in particular at array-intensive image/video applications. There are two main goals behind our compiler approach. First, we want to minimize the energy wasted in executing replicas when there is no error during execution (which should be the most frequent case in practice). Second, we want to minimize the time to recover (through the replicas) from an error when it occurs. This approach has been implemented and tested using four parallel array-based applications from the image/video processing domain. Our experimental evaluation indicates that the proposed approach saves significant energy over the case when all the replicas are run under the highest voltage/frequency level, without sacrificing any reliability over the latter. © 2009 Elsevier Ltd. All rights reserved
Recommended from our members
Methods to improve the reliability and resiliency of near/sub-threshold digital circuits
Energy consumption is one of the primary bottlenecks to both large and small scale modern compute platforms. Reducing the operating voltage of digital circuits to voltages where the supply voltage is near or below the threshold of the transistors has recently gained attention as a method to reduce the energy required for computations by as much as 6 times. However, when operating at near/sub-threshold voltages (where the supply voltage is near or below the threshold of the transistors), imperfections in transistor manufacturing, changes in temperature, and other difficult-to-predict factors cause wide variations in the timing of Complementary Metal-Oxide Semiconductor (CMOS) circuits due to an increased sensitivity at lower voltages. These increased variations result in poor aggregate performance and cause increased rates of error occurrence in computation.
This work introduces several new methods to improve the reliability of near/sub-threshold circuits. The first is a design automation technique that is used to aid in low-voltage digital standard cell synthesis. Second, two circuit-level techniques are also introduced that aim to improve the reliability and resiliency of digital circuits by means of completion/error detection. These techniques are shown to improve speed and lower energy consumption at low overheads compared to previous methods. Most importantly, these circuit-level methods are specifically designed to operate at low voltages and can themselves tolerate variations and operation in harsh environments. Finally, a test-chip prototype designed in 65nm-CMOS demonstrates the practicality and feasibility of a proposed current sensing error detector
Automatic parallelisation for a class of URE problems
PhD ThesisThis thesis deals with the methodology and software of automatic parallelisation for
numerical supercomputing and supercomputers. Basically, we focus on the problem of
Uniform Recurrence Equations (URE) which exists widely in numerical computations.
vVepropose a complete methodology of automatic generation of parallel programs for
regular array designs. The methodology starts with an introduction of a set of canonical
dependencies which generates a general modelling of the various URE problems. Based
on these canonical dependencies, partitioning and mapping methods are developed which
gives the foundation of the universal design process. Using the theoretical results we
propose the structures of parallel programs and eventually generate automatically parallel
codes which run correctly and efficiently on transputer array.
The achievements presented in this thesis can be regarded as a significant progress
in the area of automatic generation of parallel codes and regular (systolic) array design.
This methodology is integrated and self-contained, and may be the only practical working
package in this area.The Research Committee of University
of Newcastle upon Tyne:
CVCP Overseas Research Students Awards Scheme