42 research outputs found
Open-access silicon photonics: current status and emerging initiatives
Silicon photonics is widely acknowledged as a game-changing technology driven by the needs of datacom and telecom. Silicon photonics builds on highly capital-intensive manufacturing infrastructure, and mature open-access silicon photonics platforms are translating the technology from research fabs to industrial manufacturing levels. To meet the current market demands for silicon photonics manufacturing, a variety of open-access platforms is offered by CMOS pilot lines, R&D institutes, and commercial foundries. This paper presents an overview of existing and upcoming commercial and noncommercial open-access silicon photonics technology platforms. We also discuss the diversity in these open-access platforms and their key differentiators
Monolithic electronic-photonic integration in state-of-the-art CMOS processes
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2012.This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections.Cataloged from student submitted PDF version of thesis.Includes bibliographical references (p. 388-407).As silicon CMOS transistors have scaled, increasing the density and energy efficiency of computation on a single chip, the off-chip communication link to memory has emerged as the major bottleneck within modern processors. Photonic devices promise to break this bottleneck with superior bandwidth-density and energy-efficiency. Initial work by many research groups to adapt photonic device designs to a silicon-based material platform demonstrated suitable independent performance for such links. However, electronic-photonic integration attempts to date have been limited by the high cost and complexity associated with modifying CMOS platforms suitable for modern high-performance computing applications. In this work, we instead utilize existing state-of-the-art electronic CMOS processes to fabricate integrated photonics by: modifying designs to match the existing process; preparing a design-rule compliant layout within industry-standard CAD tools; and locally-removing the handle silicon substrate in the photonic region through post-processing. This effort has resulted in the fabrication of seven test chips from two major foundries in 28, 45, 65 and 90 nm CMOS processes. Of these efforts, a single die fabricated through a widely available 45nm SOI-CMOS mask-share foundry with integrated waveguides with 3.7 dB/cm propagation loss alongside unmodified electronics with less than 5 ps inverter stage delay serves as a proof-of-concept for this approach. Demonstrated photonic devices include high-extinction carrier-injection modulators, 8-channel wavelength division multiplexing filter banks and low-efficiency silicon germanium photodetectors. Simultaneous electronic-photonic functionality is verified by recording a 600 Mb/s eye diagram from a resonant modulator driven by integrated digital circuits. Initial work towards photonic device integration within the peripheral CMOS flow of a memory process that has resulted in polysilicon waveguide propagation losses of 6.4 dB/cm will also be presented.by Jason S. Orcutt.Ph.D
Design of Optical Interconnect Transceiver Circuits and Network-on-chip Architectures for Inter- and Intra-chip Communication
The rapid expansion in data communication due to the increased multimedia applications and cloud computing services necessitates improvements in optical transceiver circuitry power efficiency as these systems scale well past 10 Gb/s. In order to meet these requirements, a 26 GHz transimpedance amplifier (TIA) is presented in a 0.25-”m SiGe BiCMOS technology. It employs a transformer-based regulated cascode (RGC) input stage which provides passive negative-feedback gain that enhances the effective transconductance of the TIAâs input common-base transistor; reducing the input resistance and pro- viding considerable bandwidth extension without significant noise degradation or power consumption. The TIA achieves a 53 dB⊠single-ended transimpedance gain with a 26â GHz bandwidth and 21.3 pA/H z average input-referred noise current spectral density. Total chip power including output buffering is 28.2 mW from a 2.5 V supply, with the core TIA consuming 8.2 mW, and the chip area including pads is 960 ”m Ă 780 ”m.
With the advance of photonic devices, optical interconnects becomes a promising technology to replace the conventional electrical channels for the high-bandwidth and power efficient inter/intra-chip interconnect. Second, a silicon photonic transceiver is presented for a silicon ring resonator-based optical interconnect architecture in a 1V standard 65nm CMOS technology. The transmitter circuits incorporate high-swing drivers with non-linear pre-emphasis and automatic bias-based tuning for resonance wavelength stabilization. An optical forwarded-clock adaptive inverter-based transimpedance amplifier (TIA) receiver trades-off power for varying link budgets by employing an on-die eye monitor and scaling the TIA supply for the required sensitivity. At 5 GB/s operation, the ring modulator un- der 4Vpp driver achieves 12.7dB extinction ratio with 4.04mW power consumption, while a 0.28nm tuning range is obtained at 6.8”W/GHz efficiency with the bias-based tuning scheme implemented with the 2Vpp transmitter. When tested with a wire-bonded 150f- F p-i-n photodetector, the receiver achieves -12.7dBm sensitivity at a BER=10â15 and consumes 2.2mW at 8 GB/s.
Third, a novel Nano-Photonic Network-on-Chip (NoC) architecture, called LumiNoC, is proposed for high performance and power-efficient interconnects for the chip-multi- processors (CMPs). A 64-node LumiNoC under synthetic traffic enjoys 50% less latency at low loads versus other reported photonic NoCs, and âŒ25% less latency versus the electrical 2D mesh NoCs on realistic workloads. Under the same ideal throughput, LumiNoC achieves laser power reduction of 78%, and overall power reduction of 44% versus competing designs
Recommended from our members
CMOS Signal Synthesizers for Emerging RF-to-Optical Applications
The need for clean and powerful signal generation is ubiquitous, with applications spanning the spectrum from RF to mm-Wave, to into and beyond the terahertz-gap. RF applications including mobile telephony and microprocessors have effectively harnessed mixed-signal integration in CMOS to realize robust on-chip signal sources calibrated against adverse ambient conditions. Combined with low cost and high yield, the CMOS component of hand-held devices costs a few cents per part per million parts. This low cost, and integrated digital processing, make CMOS an attractive option for applications like high-resolution imaging and ranging, and the emerging 5-G communication space. RADAR techniques when expanded to optical frequencies can enable micrometers of resolution for 3D imaging. These applications, however, impose upto 100x more exacting specifications on power and spectral purity at much higher frequencies than conventional RF synthesizers.
This generation of applications will present unconventional challenges for transistor technologies - whether it is to squeeze performance in the conventionally used spectrum, already wrung dry, or signal generation and system design in the relatively emptier mm-Wave to sub-mmWave spectrum, much of the latter falling in the ``Terahertz Gap". Indeed, transistor scaling and innovative device physics leading to new transistor topologies have yielded higher cut-off frequencies in CMOS, though still lagging well behind SiGe and III-V semiconductors. To avoid multimodule solutions with functionality partitioned across different technologies, CMOS must be pushed out of its comfort zone, and technology scaling has to have accompanying breakthroughs in design approaches not only at the system but also at the block level. In this thesis, while not targeting a specific application, we seek to formulate the obstacles in synthesizing high frequency, high power and low noise signals in CMOS and construct a coherent design methodology to address them. Based on this, three novel prototypes to overcome the limiting factors in each case are presented.
The first half of this thesis deals with high frequency signal synthesis and power generation in CMOS. Outside the range of frequencies where the transistor has gain, frequency generation necessitates harmonic extraction either as harmonic oscillators or as frequency multipliers. We augment the traditional maximum oscillation frequency metric (fmax), which only accounts for transistor losses, with passive component loss to derive an effective fmax metric. We then present a methodology for building oscillators at this fmax, the Maximum Gain Ring Oscillator. Next, we explore generating large signals beyond fmax through harmonic extraction in multipliers. Applying concepts of waveform shaping, we demonstrate a Power Mixer that engineers transistor nonlinearity by manipulating the amplitudes and relative phase shifts of different device nodes to maximize performance at a specific harmonic beyond device cut-off.
The second half proposes a new architecture for an ultra-low noise phase-locked loop (PLL), the Reference-Sampling PLL. In conventional PLLs, a noisy buffer converts the slow, low-noise sine-wave reference signal to a jittery square-wave clock against which the phase of a noisy voltage-controlled oscillator (VCO) is corrected. We eliminate this reference buffer, and measure phase error by sampling the reference sine-wave with the 50x faster VCO waveform already available on chip, and selecting the relevant sample with voltage proportional to phase error. By avoiding the N-squared multiplication of the high-power reference buffer noise, and directly using voltage-mode phase error to control the VCO, we eliminate several noisy components in the controlling loop for ultra-low integrated jitter for a given power consumption. Further, isolation of the VCO tank from any varying load, unlike other contemporary divider-less PLL architectures, results in an architecture with record performance in the low-noise and low-spur space.
We conclude with work that brings together concepts developed for clean, high-power signal generation towards a hybrid CMOS-Optical approach to Frequency-Modulated Continuous-Wave (FMCW) Light-Detection-And-Ranging (LIDAR). Cost-effective tunable lasers are temperature-sensitive and have nonlinear tuning profiles, rendering precise frequency modulations or 'chirps' untenable. Locking them to an electronic reference through an electro-optic PLL, and electronically calibrating the control signal for nonlinearity and ambient sensitivity, can make such chirps possible. Approaches that build on the body of advances in electrical PLLs to control the performance, and ease the specification on the design of optical systems are proposed. Eventually, we seek to leverage the twin advantages of silicon-intensive integration and low-cost high-yield towards developing a single-chip solution that uses on-chip signal processing and phased arrays to generate precise and robust chirps for an electronically-steerable fine LIDAR beam
Integrated photonics for millimetre wave transmitters and receivers
This PhD thesis entitled âIntegrated photonics for millimetre wave transmitters and receiversâ aimed at investigating the possibility of employing the uni-traveling carrier photodiode (UTC-PD) in millimetre wave (MMW) wireless receivers and, eventually, demonstrating a photonic integrated transceiver, by exploiting the concept of optically-pumped mixing (OPM). Previously, the UTC-PD has been successfully demonstrated as an OPM, by mixing an optically-generated local oscillator (LO) with a high frequency RF signal to generate a replica of the RF signal at a low intermediate frequency (IF), defined by the difference between the LO and the RF signal. This concept forms the foundation of this PhD thesis. The principal idea is to deploy the UTC-PD mixer in MMW wireless receivers to down-convert the high frequency data signal into a low frequency IF, where it can be easily processed and recovered. The main challenge to this approach is the low conversion efficiency of the UTC-PD mixer. For example, a conversion loss of 32 dB has been reported at 100 GHz. Also, the detection bandwidth in previous demonstrations was very narrow (around 100 Hz), which is too narrow to be useful in high-speed data communications. Consequently, a significant effort was made, in this thesis, to improve these parameters before the implementation in wireless receivers. The characterization and optimization works done in this thesis on the input parameters to the UTC-PD mixer have advanced the state of the art significantly. For example, conversion losses as low as 22 dB have been reported here. Also, the detection bandwidth has been increased to up to 10 GHz, allowing for multi-Gbps communication links. Based on these promising results, proof of concept wireless data transmission experiments were successfully conducted at different carrier frequencies (33 GHz, 35 GHz, and 60 GHz) using separate non-integrated UTC-PDs at the receiver with speeds of up to 5 Gbps. To the best of the authorâs knowledge, this is the first demonstration of the UTC-PD at the receiver. Upon these successful demonstrations, further research was done on a photonic integrated circuit, which comprises UTC-PDs, lasers, optical amplifiers and modulators. The outcome of this research was the first demonstration of a photonic integrated transceiver. This transceiver is suitable for short distance communications and could find interesting applications in 5G and future networks, including: high definition (HD) video streaming, file transfer, and wireless backhaul
Large-Scale Photonics Integration: Data Communications to Optical Beamforming
Integrated photonics is an emerging technology that has begun to transform our way of life with the same amount of impact that integrated CMOS electronics has. Currently, photonics integration is orders of magnitude less complicated than its electronics counterparts. Nonetheless, it serves as one of the main driving forces to meet the exponentially increasing demand for high-speed and low-cost data transfer in the Information Age. It also promises to provide solutions for next-generation high-sensitivity image sensors and precision metrology and spectroscopy instruments. In this thesis, integrated photonics architectures for solid-state photonic beamforming and processing are investigated for high-resolution and high sensitivity lens-free transceiver applications. Furthermore, high-efficiency integrated electro-optical modulators aiming to meet the demand of high-density photonic integration with improved modulation efficiency, small footprint, and lower insertion loss are investigated.
Two integrated photonic solid-state beamforming architectures incorporating two-dimensional apertures are explored. First, a novel transceiver architecture for remote sensing, coherent imaging, and ranging applications is demonstrated. It reduces system implementation complexity and offers a methodology for very-large-scale coherent transceiver beamforming applications. Next, a transmitter beamforming architecture inspired by the diffraction pattern of the slit annular ring is analyzed and demonstrated. This transceiver architecture can be used for coherent beamforming applications such as imaging and point-to-point optical communication. Finally, a coherent imager architecture for high-sensitivity three-dimensional imaging and remote-sensing applications is present. This novel architecture can suppress undesired phase fluctuations of the optical carrier signal in the illumination and reference paths, providing higher resolution and higher acquisition speed than previous implementations.
Moreover, several compact, high-speed CMOS compatible modulators that enable high-density photonic integration are explored. Ultra-compact and low insertion loss silicon-organic-hybrid modulators are designed and implemented for high-speed beamforming and high-efficiency complex signal modulation applications. Finally, a novel integrated nested-ring assisted modulator topology is analyzed and implemented for high-density and high modulation efficiency applications.</p
Roadmapping the Next Generation of Silicon Photonics
Silicon photonics has developed into a mainstream technology driven by
advances in optical communications. The current generation has led to a
proliferation of integrated photonic devices from thousands to millions -
mainly in the form of communication transceivers for data centers. Products in
many exciting applications, such as sensing and computing, are around the
corner. What will it take to increase the proliferation of silicon photonics
from millions to billions of units shipped? What will the next generation of
silicon photonics look like? What are the common threads in the integration and
fabrication bottlenecks that silicon photonic applications face, and which
emerging technologies can solve them? This perspective article is an attempt to
answer such questions. We chart the generational trends in silicon photonics
technology, drawing parallels from the generational definitions of CMOS
technology. We identify the crucial challenges that must be solved to make
giant strides in CMOS-foundry-compatible devices, circuits, integration, and
packaging. We identify challenges critical to the next generation of systems
and applications - in communication, signal processing, and sensing. By
identifying and summarizing such challenges and opportunities, we aim to
stimulate further research on devices, circuits, and systems for the silicon
photonics ecosystem