1,585 research outputs found
Recommended from our members
Low power VCO-based analog-to-digital conversion
textThis dissertation presents novel two stage ADC architecture with a VCO based second stage. With the scaling of the supply voltages in modern CMOS process it is difficult to design high gain operational amplifiers needed for traditional voltage domain two-stage analog to digital converters. However time resolution continues to improve with the advancement in CMOS technology making VCO-based ADC more attractive. The nonlinearity in voltage-to-frequency transfer function is the biggest challenge in design of VCO based ADC. The hybrid approach used in this work uses a voltage domain first stage to determine the most significant bits and uses a VCO based second stage to quantize the small residue obtained from first stage. The architecture relaxes the gain requirement on the the first stage opamp and also relaxes the linearity requirements on the second stage VCO. The prototype ADC built in 65nm CMOS process achieves 63.7dB SNDR in 10MHz bandwidth while only consuming 1.1mW of power. The performance of the prototype chip is comparable to the state-of-art in terms of figure-of-merit but this new architecture uses significantly less circuit area.Electrical and Computer Engineerin
True high-order VCO-based ADC
A novel approach to use a voltage-controlled oscillator (VCO) as the first integrator of a high-order continuous-time delta-sigma modulator (CT-DSM) is presented. In the proposed architecture, the VCO is combined with a digital up-down counter to implement the first integrator of the CT-DSM. Thus, the first integrator is digital-friendly and hence can maximally benefit from technological scaling
A Fully-Integrated Reconfigurable Dual-Band Transceiver for Short Range Wireless Communications in 180 nm CMOS
© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.A fully-integrated reconfigurable dual-band (760-960 MHz and 2.4-2.5 GHz) transceiver (TRX) for short range wireless communications is presented. The TRX consists of two individually-optimized RF front-ends for each band and one shared power-scalable analog baseband. The sub-GHz receiver has achieved the maximum 75 dBc 3rd-order harmonic rejection ratio (HRR3) by inserting a Q-enhanced notch filtering RF amplifier (RFA). In 2.4 GHz band, a single-ended-to-differential RFA with gain/phase imbalance compensation is proposed in the receiver. A ΣΔ fractional-N PLL frequency synthesizer with two switchable Class-C VCOs is employed to provide the LOs. Moreover, the integrated multi-mode PAs achieve the output P1dB (OP1dB) of 16.3 dBm and 14.1 dBm with both 25% PAE for sub-GHz and 2.4 GHz bands, respectively. A power-control loop is proposed to detect the input signal PAPR in real-time and flexibly reconfigure the PA's operation modes to enhance the back-off efficiency. With this proposed technique, the PAE of the sub-GHz PA is improved by x3.24 and x1.41 at 9 dB and 3 dB back-off powers, respectively, and the PAE of the 2.4 GHz PA is improved by x2.17 at 6 dB back-off power. The presented transceiver has achieved comparable or even better performance in terms of noise figure, HRR, OP1dB and power efficiency compared with the state-of-the-art.Peer reviewe
A programmable microsystem using system-on-chip for real-time biotelemetry
A telemetry microsystem, including multiple sensors, integrated instrumentation and a wireless interface has been implemented. We have employed a methodology akin to that for System-on-Chip microelectronics to design an integrated circuit instrument containing several "intellectual property" blocks that will enable convenient reuse of modules in future projects. The present system was optimized for low-power and included mixed-signal sensor circuits, a programmable digital system, a feedback clock control loop and RF circuits integrated on a 5 mm × 5 mm silicon chip using a 0.6 μm, 3.3 V CMOS process. Undesirable signal coupling between circuit components has been investigated and current injection into sensitive instrumentation nodes was minimized by careful floor-planning. The chip, the sensors, a magnetic induction-based transmitter and two silver oxide cells were packaged into a 36 mm × 12 mm capsule format. A base station was built in order to retrieve the data from the microsystem in real-time. The base station was designed to be adaptive and timing tolerant since the microsystem design was simplified to reduce power consumption and size. The telemetry system was found to have a packet error rate of 10<sup>-</sup><sup>3</sup> using an asynchronous simplex link. Trials in animal carcasses were carried out to show that the transmitter was as effective as a conventional RF device whilst consuming less power
Oversampled analog-to-digital converter architectures based on pulse frequency modulation
Mención Internacional en el título de doctorThe purpose of this research work is providing new insights in the development
of voltage-controlled oscillator based analog-to-digital converters (VCO-based
ADCs). Time-encoding based ADCs have become of great interest to the designer
community due to the possibility of implementing mostly digital circuits,
which are well suited for current deep-submicron CMOS processes. Within this
topic, VCO-based ADCs are one of the most promising candidates.
VCO-based ADCs have typically been analyzed considering the output phase
of the oscillator as a state variable, similar to the state variables considered in __
modulation loops. Although this assumption might take us to functional designs
(as verified by literature), it does not take into account neither the oscillation
parameters of the VCO nor the deterministic nature of quantization noise. To
overcome this issue, we propose an interpretation of these type of systems based
on the pulse frequency modulation (PFM) theory. This permits us to analytically
calculate the quantization noise, in terms of the working parameters of the system.
We also propose a linear model that applies to VCO-based systems. Thanks to
it, we can determine the different error processes involved in the digitization of
the input data, and the performance limitations which these processes direct to.
A generic model for any order open-loop VCO-based ADCs is made based on the
PFM theory. However, we will see that only the first-order case and a second order
approximation can be implemented in practice. The PFM theory also
allows us to propose novel approaches to both single-stage and multistage VCObased
architectures. We describe open-loop architectures such as VCO-based
architectures with digital precoding, PFM-based architectures that can be used
as efficient ADCs or MASH architectures with optimal noise-transfer-function
(NTF) zeros. We also make a first approach to the proposal and analysis of closed loop
architectures. At the same time, we deal with one of the main limitations of
VCOs (especially those built with ring oscillators), which is the non-linear voltage to-
frequency relation. In this document, we describe two techniques mitigate this
phenomenon.
Firstly, we propose to use a pulse width modulator in front of the VCO. This
way, there are only two possible oscillation states. Consequently, the oscillator
works linearly. To validate the proposed technique, an experimental prototype
was implemented in a 40-nm CMOS process. The chip showed noise problems
that degraded the expected resolution, but allowed us to verify that the potential
performance was close to the expected one. A potential signal-to-noise-distortion
ratio (SNDR) equal to 56 dB was achieved in 20 MHz bandwidth, consuming
2.15 mW with an occupied area equal to 0.03 mm2. In comparison to other equivalent systems, the proposed architecture is simpler, while keeping similar
power consumption and linearity properties.
Secondly, we used a pulse frequency modulator to implement a second ADC.
The proposed architecture is intrinsically linear and uses a digital delay line to
increase the resolution of the converter. One experimental prototype was implemented
in a 40-nm CMOS process using one of these architectures. Proper results
were measured from this prototype. These results allowed us to verify that the
PFM-based architecture could be used as an efficient ADC. The measured peak
SNDR was equal to 53 dB in 20 MHz bandwidth, consuming 3.5 mW with an
occupied area equal to 0.08 mm2. The architecture shows a great linearity, and
in comparison to related work, it consumes less power and occupies similar area.
In general, the theoretical analyses and the architectures proposed in the
document are not restricted to any application. Nevertheless, in the case of the
experimental chips, the specifications required for these converters were linked to
communication applications (e.g. VDSL, VDSL2, or even G.fast), which means
medium resolution (9-10 bits), high bandwidth (20 MHz), low power and low
area.El propósito del trabajo presentado en este documento es aportar una nueva perspectiva
para el diseño de convertidores analógico-digitales basados en osciladores
controlados por tensión. Los convertidores analógico-digitales con codificación
temporal han llamado la atención durante los últimos años de la comunidad de
diseñadores debido a la posibilidad de implementarlos en su gran mayoría con
circuitos digitales, los cuales son muy apropiados para los procesos de diseño
manométricos. En este ámbito, los convertidores analógico-digitales basados en
osciladores controlados por tensión son uno de los candidatos más prometedores.
Los convertidores analógico-digitales basados en osciladores controlados por
tensión han sido típicamente analizados considerando que la fase del oscilador
es una variable de estado similar a las que se observan en los moduladores __.
Aunque esta consideración puede llevarnos a diseños funcionales (como se puede
apreciar en muchos artículos de la literatura), en ella no se tiene en cuenta ni
los parámetros de oscilación ni la naturaleza determinística del ruido de cuantificación. Para solventar esta cuestión, en este documento se propone una interpretación alternativa de este tipo de sistemas haciendo uso de la teoría de
la modulación por frecuencia de pulsos. Esto nos permite calcular de forma
analítica las ecuaciones que modelan el ruido de cuantificación en función de los
parámetros de oscilación. Se propone también un modelo lineal para el análisis de
convertidores analógico-digitales basados en osciladores controlados por tensión.
Este modelo permite determinar las diferentes fuentes de error que se producen
durante el proceso de digitalización de los datos de entrada y las limitaciones
que suponen. Un modelo genérico de convertidor de cualquier orden se propone
con la ayuda de este modelo. Sin embargo, solo los casos de primer orden y una
aproximación al caso de segundo orden se pueden implementar en la práctica.
La teoría de la modulación por frecuencia de pulsos también permite nuevas perspectivas
para la propuesta y el análisis tanto de arquitecturas de una sola etapa
como de arquitecturas de varias etapas construidas con osciladores controlados
por tensión. Se proponen y se describen arquitecturas en lazo abierto como son
las basadas en osciladores controlador por tensión con moduladores digitales en
la etapa de entrada, moduladores por frecuencia de pulsos que se utilizan como
convertidores analógico-digitales eficientes o arquitecturas en cascada en las que
se optimizan la distribución de los ceros en la función de transferencia del ruido.
También se realiza una aproximación a la propuesta y el análisis de arquitecturas
en lazo cerrado. Al mismo tiempo, se aborda una de las problemáticas más importantes
de los osciladores controlados por tensión (especialmente en aquellos
implementados mediante osciladores en anillo): la relación tensión-freculineal que presentan este tipo de circuitos. En el documento, se describen dos
técnicas cuyo objetivo es mitigar esta limitación.
La primera técnica de corrección se basa en el uso de un modulador por
ancho de pulsos antes del oscilador controlado por tensión. De esta forma, solo
existen dos estados de oscilación en el oscilador, se trabaja de forma lineal y
no se genera distorsión en los datos de salida. La técnica se propone de forma
teórica haciendo uso de la teoría desarrollada previamente. Para llevar a cabo
la validación de la propuesta teórica se fabricó un prototipo experimental en un
proceso CMOS de 40-nm. El chip mostró problemas de ruido que limitaban la
resolución, sin embargo, nos permitió velicar que la resolución ideal que se podrá
haber obtenido estaba muy cercana a la resolución esperada. Se obtuvo una
potencial relación señal-(ruido-distorsión) igual a 56 dB en 20 MHz de ancho de
banda, un consumo de 2.15 mW y un área igual a 0.03 mm2. En comparación con
sistemas equivalentes, la arquitectura propuesta es más simple al mismo tiempo
que se mantiene el consumo así como la linealidad.
A continuación, se propone la implementación de un convertidor analógico digital
mediante un modulador por frecuencia de pulsos. La arquitectura propuesta
es intrínsecamente lineal y hace uso de una línea de retraso digital con
el fin de mejorar la resolución del convertidor. Como parte del trabajo experimental,
se fabricó otro chip en tecnología CMOS de 40 nm con dicha arquitectura,
de la que se obtuvieron resultados notables. Estos resultados permitieron
verificar que la arquitectura propuesta, en efecto, podrá emplearse como convertidor
analógico-digital eficiente. La arquitectura consigue una relación real
señal-(ruido-distorsión) igual a 53 dB en 20 MHz de ancho de banda, un consumo
de 3.5 mW y un área igual a 0.08 mm2. Se obtiene una gran linealidad y, en
comparación con arquitecturas equivalentes, el consumo es menor mientras que
el área ocupada se mantiene similar.
En general, las aportaciones propuestas en este documento se pueden aplicar a
cualquier tipo de aplicación, independientemente de los requisitos de resolución,
ancho de banda, consumo u área. Sin embargo, en el caso de los prototipos
fabricados, las especificaciones se relacionan con el ámbito de las comunicaciones
(VDSL, VDSL2, o incluso G.fast), en donde se requiere una resolución media
(9-10 bits), alto ancho de banda (20 MHz), manteniendo bajo consumo y baja
área ocupada.Programa Oficial de Doctorado en Ingeniería Eléctrica, Electrónica y AutomáticaPresidente: Michael Peter Kennedy.- Secretario: Antonio Jesús López Martín.- Vocal: Jörg Hauptman
Design techniques and implementations of high-speed analog communication circuits: two analog-to-digital converters and a 3.125Gb/s receiver
Low-cost and high performance analog building blocks are essentials to the realization of today\u27s high-speed networking and communications systems. Two such building blocks are analog-to-digital converters (ADCs) and multi-gigabit per second transceivers. This thesis addresses two different ADC architectures and a 3.125Gb/s receiver Architecture;The first ADC architecture is a 10-bit, 100MS/s pipeline ADC. Techniques that enhance the gain-bandwidth of the operational amplifier, a key building block in analog-to-digital converters, as well as to increase its do gain are presented. Layout techniques to reduce the effect of parasitics on the performance of the ADC are also discussed. Since any ADC will have inherent errors in it, two calibration techniques that reduce the effect of these errors on the performance of the ADC are also presented.;For the second ADC, a new architecture is proposed that is capable of achieving higher performance than many current ADC architectures. The new architecture is based on a voltage controlled oscillator and a frequency detector. One reason for the high performance of the new ADC is the novel architecture of the frequency detector. This thesis includes detailed analysis as well as examples to illustrate the operation of the frequency detector.;Designing high-speed CMOS transceivers is a challenging process, especially, when using digital CMOS process that exhibits poor analog performance. Circuit implementation and design techniques that are used to design and enhance the performance of the receiver block of a 3.125Gb/s transceiver in a 0.18u digital CMOS process are presented and fully explained in this thesis. Silicon results have shown that these techniques have resulted in outstanding and very robust receiver performance under different operating conditions
VCO-based sturdy MASH ADC architecture
A new multistage 1-1 ΔΣ analogue-to-digital converter (ADC) architecture implemented only with voltage-controlled oscillators (VCOs) is introduced. A sturdy multistage noise-shaping (SMASH) configuration is used to avoid the need of either calibration circuitry or noise-cancellation filters. The digital nature of the VCO's output simplifies the implementation of the interconnection paths between stages, making unnecessary neither the use of multibit digital-to-analogue converters nor analogue subtraction elements. The basic operation of the architecture is shown at system level and the sensitivity to VCO's frequency mismatch is analysed. The proposed architecture has been validated through behavioural simulations.This work was supported by the CICYT project TEC2014-56879-R, Spain
A Highly Digital VCO-Based ADC With Lookup-Table-Based Background Calibration
CMOS technology scaling has enabled dramatic improvement for digital circuits both in terms of speed and power efficiency. However, most traditional analog-to-digital converter (ADC) architectures are challenged by ever-decreasing supply voltage. The improvement in time resolution enabled by increased digital speeds drives design towards time-domain architectures such as voltage-controlled-oscillator (VCO) based ADCs. The main challenge in VCO-based ADC design is mitigating the nonlinearity of VCO Voltage-to-frequency (V-to-f) characteristics. Achieving signal-to-noise ratio (SNR) performance better than 40dB requires some form of calibration, which can be realized by analog or digital techniques, or some combination. This dissertation proposes a highly digital, reconfigurable VCO-based ADC with lookup-table (LUT) based background calibration based on split ADC architecture. Each of the two split channels, ADC A and B , contains two VCOs in a differential configuration. This helps alleviate even-order distortions as well as increase the dynamic range. A digital controller on chip can reconfigure the ADCs\u27 sampling rates and resolutions to adapt to various application scenarios. Different types of input signals can be used to train the ADC’s LUT parameters through the simple, anti-aliasing continuous-time input to achieve target resolution. The chip is fabricated in a 180 nm CMOS process, and the active area of analog and digital circuits is 0.09 and 0.16mm^2, respectively. Power consumption of the core ADC function is 25 mW. Measured results for this prototype design with 12-b resolution show ENOB improves from uncorrected 5-b to 11.5-b with calibration time within 200 ms (780K conversions at 5 MSps sample rate)
- …