134 research outputs found

    Systematic Comparison of HF CMOS Transconductors

    Get PDF
    Transconductors are commonly used as active elements in high-frequency (HF) filters, amplifiers, mixers, and oscillators. This paper reviews transconductor design by focusing on the V-I kernel that determines the key transconductor properties. Based on bandwidth considerations, simple V-I kernels with few or no internal nodes are preferred. In a systematic way, virtually all simple kernels published in literature are generated. This is done in two steps: 1) basic 3-terminal transconductors are covered and 2) then five different techniques to combine two of them in a composite V-I kernel. In order to compare transconductors in a fair way, a normalized signal-to-noise ratio (NSNR) is defined. The basic V-I kernels and the five classes of composite V-I kernels are then compared, leading to insight in the key mechanisms that affect NSNR. Symbolic equations are derived to estimate NSNR, while simulations with more advanced MOSFET models verify the results. The results show a strong tradeoff between NSNR and transconductance tuning range. Resistively generated MOSFETs render the best NSNR results and are robust for future technology developments

    CMOS design of chaotic oscillators using state variables: a monolithic Chua's circuit

    Get PDF
    This paper presents design considerations for monolithic implementation of piecewise-linear (PWL) dynamic systems in CMOS technology. Starting from a review of available CMOS circuit primitives and their respective merits and drawbacks, the paper proposes a synthesis approach for PWL dynamic systems, based on state-variable methods, and identifies the associated analog operators. The GmC approach, combining quasi-linear VCCS's, PWL VCCS's, and capacitors is then explored regarding the implementation of these operators. CMOS basic building blocks for the realization of the quasi-linear VCCS's and PWL VCCS's are presented and applied to design a Chua's circuit IC. The influence of GmC parasitics on the performance of dynamic PWL systems is illustrated through this example. Measured chaotic attractors from a Chua's circuit prototype are given. The prototype has been fabricated in a 2.4- mu m double-poly n-well CMOS technology, and occupies 0.35 mm/sup 2/, with a power consumption of 1.6 mW for a +or-2.5-V symmetric supply. Measurements show bifurcation toward a double-scroll Chua's attractor by changing a bias current

    A flicker noise/IM3 cancellation technique for active mixer using negative impedance

    Get PDF
    This paper presents an approach to simultaneously cancel flicker noise and IM3 in Gilbert-type mixers, utilizing negative impedances. For proof of concept, two prototype double-balanced mixers in 0.16- m CMOS are fabricated. The first demonstration mixer chip was optimized for full IM3 cancellation and partial flicker noise cancellation; this chip achieves 9-dB flicker noise suppression, improvements of 10 dB for IIP3, 5 dB for conversion gain, and 1 dB for input P1 dB while the thermal noise increased by 0.1 dB. The negative impedance increases the power consumption for the mixer by 16% and increases the die area by 8% (46 28 m ). A second demonstration mixer chip aims at full flicker noise cancellation and partial IM3 cancellation, while operating on a low supply voltage ( 0.67 x Vdd; in this chip,the negative impedance increases the power consumption by 7.3% and increases the die area by 7% (50 20 m ). For one chip sample, measurements show 10-dB flicker noise suppression within 200% variation of the negative impedance bias current; for ten randomly selected chip samples, 11-dB flicker noise suppression is measured

    A Focal-Plane Image Processor for Low Power Adaptive Capture and Analysis of the Visual Stimulus

    Get PDF
    Portable applications of artificial vision are limited by the fact that conventional processing schemes fail to meet the specifications under a tight power budget. A bio-inspired approach, based in the goal-directed organization of sensory organs found in nature, has been employed to implement a focal-plane image processor for low power vision applications. The prototype contains a multi-layered CNN structure concurrent with 32times32 photosensors with locally programmable integration time for adaptive image capture with on-chip local and global adaptation mechanisms. A more robust and linear multiplier block has been employed to reduce irregular analog wave propagation ought to asymmetric synapses. The predicted computing power per power consumption, 142MOPS/mW, is orders of magnitude above what rendered by conventional architectures

    A reconfigurable 60GHz receiver : providing robustness to process variations

    Get PDF
    The problems associated with process-induced variability and other challenges of 60GHz circuit design and measurement are treated in this thesis. A system-level analysis is performed on a generic RF receiver. For doing that, first, bit error rate (BER) is considered as a figure of merit representing the overall performance of the Receiver. Then, each stage of the receiver is described by three parameters: voltage gain, noise, and nonlinearity which are prone to variation due to process spread. The variation of these parameters represents all lower-level sources of variability. Since bit error rate (BER), as a major performance measure of the receiver, is a direct function of the noise and distortion, the contribution of each block to the overall noise plus distortion (NPD) is analyzed, which opens the way for minimization of the sensitivity of the NPD to the performance variation of individual stages. It is shown that the first order sensitivities of NPD to the individual gains of the building blocks can all be made zero. Its second order sensitivity to the gains of the building blocks can be reduced. Its sensitivity to noise and nonlinearity of an individual building block can be reduced, but at the cost of that of other blocks; its sensitivity to noise and nonlinearity cannot be reduced over the whole system. Three design approaches are proposed, analyzed and compared. Statistical and corner simulations are performed to confirm the validity of the proposed guidelines showing significant improvement in the yield of the designs. Applying the analysis to a zero-IF three-stage 60 GHz receiver shows a significant improvement in the design yield, by nullifying the first order sensitivities of the overall performance to the individual gains of the blocks. Reduction of the second order sensitivity of the NPD to the gain of individual stages, by keeping the contribution factor of all the stages below one, results in further improvements in the design yield. The conventional optimum-power design methodology has been modified in a way that it nullifies the first order sensitivities of NPD to the individual gains of all the stages. It is shown that for simultaneous power optimization and reduced second-order sensitivity to the gains of the blocks less power hungry building blocks must be in the rear stages of the receiver and more power hungry ones in the front. After identifying the limitations of a pure system-level approach, i.e., inability to suppress the sensitivity of the overall performance to the noise and nonlinearity of all the blocks, the focus is shifted towards circuit-level methods by providing re-configurability to some RF circuits. A receiver is designed with good noise and nonlinearity performance and with accumulated noise and nonlinearity distortion contribution in its last stage (mixer). As a result, the overall performance of the receiver is more sensitive to the performance variations of the mixer. Simulations show that it is possible to correct the overall receiver performance degradations resulting from process variations by just tuning the performance of the mixer. Furthermore, a tunable mixer is presented for minimizing the IMD2 across a wide IF bandwidth. It is demonstrated both in theory and measurement that a presented three-dimensional tuning method is beneficial for wideband cancellation of second order intermodulation distortions (IMD2) in a zero-IF downconverter. A 60GHz zero-IF mixer is designed and measured on-wafer to show that the proposed tuning mechanism can simultaneously suppress IMD2 tones across the whole 1GHz IF band. To address the challenges of 60GHz circuit design, a design methodology is utilized which serves to properly model the parasitic effects and improve the predictability of the performance. The parasitic effects due to layout, which are more influential at high frequencies, are taken into account by performing automatic RC extraction and manual L extraction. The long signal lines are modeled with distributed RLC networks. The problem of substrate losses is addressed by using patterned ground shields in inductors and transmission lines. The cross-talk issue is treated by using distributed meshed ground lines, decoupled DC lines, and grounded substrate contacts around sensitive RF components. However, in practice, it is observed that accurate simulation of all the effects is sometimes very time consuming or even infeasible. For instance electromagnetic simulation of a transformer in the presence of all the dummy metals is beyond the computational capability of existing EM-simulators. Three 60GHz receiver components are analyzed, designed, and measured with good performance. A two-stage fully integrated 60 GHz differential low noise amplifier is implemented in a CMOS 65 nm bulk technology with superior noise figure compared to state-of-the-art mm-wave LNAs. A doublebalanced 60 GHz mixer with ac-coupled RF input is designed and measured with a series capacitor in the input RF path to suppress the low frequency second order intermodulation distortions generated in the previous stage. A quadrature 60 GHz VCO is presented which exhibits a comparable level of performance, in particular very good phase noise, to state-of-the-art single-phase VCOs, despite the additional challenges and limitations imposed by the quadrature topology. The on-wafer measurements on the 60GHz circuits designed in this work are performed using a waveguide-based measurement setup. The fixed waveguide structures, specially provided for the probe station, serve for the robustness of the setup as they circumvent the need for cables, which are by nature difficult to rigidify, in the vicinity of the probes. Taking advantage of magic- Ts, it is possible to measure differential mm-wave circuits with a two-port network analyzer rather than using a much more expensive four-port one. Noise, s-parameter, and phase noise measurements are performed using the mentioned setups

    Integrated chaos generators

    Get PDF
    This paper surveys the different design issues, from mathematical model to silicon, involved on the design of integrated circuits for the generation of chaotic behavior.Comisión Interministerial de Ciencia y Tecnología 1FD97-1611(TIC)European Commission ESPRIT 3110

    Cancellation of OpAmp virtual ground imperfections by a negative conductance applied to improve RF receiver linearity

    Get PDF
    High linearity CMOS radio receivers often exploit linear V-I conversion at RF, followed by passive down-mixing and an OpAmp-based Transimpedance Amplifier at baseband. Due to nonlinearity and finite gain in the OpAmp, virtual ground is imperfect, inducing distortion currents. This paper proposes a negative conductance concept to cancel such distortion currents. Through a simple intuitive analysis, the basic operation of the technique is explained. By mathematical analysis the optimum negative conductance value is derived and related to feedback theory. In- and out-of-band linearity, stability and Noise Figure are also analyzed. The technique is applied to linearize an RF receiver, and a prototype is implemented in 65 nm technology. Measurement results show an increase of in-band IIP3 from 9dBm to >20dBm, and IIP2 from 51 to 61dBm, at the cost of increasing the noise figure from 6 to 7.5dB and <10% power penalty. In 1MHz bandwidth, a Spurious-Free Dynamic Range of 85dB is achieved at <27mA up to 2GHz for 1.2V supply voltage

    The BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology

    Get PDF
    This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 25% duty-cycle LO waveform the output IF currents have also 25% duty-cycle, causing 2 times smaller DC-voltage drop after IF filtering. This allows for a 2 times increase in the impedance level of the IF filter, rendering more voltage gain for the same supply headroom. The implemented balun-LNA-I/Q-mixer topology achieves > 18 dB conversion gain, a flat noise figure < 5.5 dB from 500 MHz to 7 GHz, IIP2 = +20 dBm and IIP3 = -3 dBm. The core circuit consumes only 16 mW from a 1.2 V supply voltage and occupies less than 0.01 mm2 in 65 nm CMOS

    대역 외 방해신호에 내성을 가지는 광대역 수신기에 관한 연구

    Get PDF
    학위논문 (박사)-- 서울대학교 대학원 : 공과대학 전기·컴퓨터공학부, 2018. 2. 남상욱.In this thesis, a study of wideband receivers as one of the practical SDR receiver implementations is presented. The out-of-band interference signal (or blocker), which is the biggest problem of the wideband receiver is investigated, and have studied how to effectively remove it. As a result of reviewing previous studies, we have developed a wideband receiver based on the current-mode receiver structure and attempted to eliminate the blocker. The contents of the step-by-step research are as follows. First, attention was paid to the linearity of a low-noise transconductance amplifier (LNTA), which is the base block of current-mode receivers. In current-mode receivers, the LNTA should have a high transconductance (Gm) value to achieve a low noise figure, but a high Gm value results in low linearity. To solve this trade-off, we proposed a linearization method of transconductors. The proposed technique eliminates the third-order intermodulation distortion (IMD3) in a feed-forward manner using two paths. A transconductor having a transconductance of 2Gm is disposed in the main path, and an amplifier having a gain of ∛2 and a Gm-sized transconductor are located in the auxiliary path. This structure allows for some fundamental signal loss but cancel the IMD3 component at the output. As a result, the entire transconductor circuit can have high linearity due to the removed IMD3 component. We have designed a reconfigurable high-pass filter using a linearized transconductor and have demonstrated its performance. The fabricated circuit achieved a high input-referred third-order intercept point(IIP3) performance of 19.4 dBm. Then, a further improved linearized transconductor is designed. Since the linearized transconductors have a high noise figure due to the additional circuitry used for linearization, we have proposed a more suitable form for application to LNTA through noise figure analysis. The improved LNTA is designed to operate in low noise mode when there is no blocker, and can be switched to operate in high linearity mode when the blocker exists. We also applied noise cancelling techniques to the receiver to improve the noise figure performance of the wideband receiver circuit. A feedback path has been added to the current-mode receiver structure consisting of the LNTA, the mixer and the baseband transimpedance amplifier (TIA), and the noise signal can be detected using this path. This feedback path also maintains the input matching of the receiver to 50 Ω in a wide bandwidth. By adding an auxiliary path to the receiver, the in-band signal is amplified and the detected noise is removed from the baseband. The completed circuit exhibited wideband performance from 0.025 GHz to 2 GHz and IIP3 performance of -6.9 dBm in the high linearity mode. Finally, we designed a double noise-cancelling wideband receiver circuit by improving the performance of a wideband receiver with high immunity to blocker signals. In previous receivers, the LNTA was operated in two modes depending on the situation. In the improved receiver, the Gm ratio of the linearized LNTA was changed and the RF noise-cancelling technique was applied. The input matching and noise cancelling scheme introduced in the previous circuit was also applied and a wideband receiver circuit was designed to perform double noise-cancelling. As a result, the linearization and noise-cancellation of LNTA could be achieved at the same time, and the completed receiver circuit showed high IIP3 performance of 5 dBm with minimum noise figure of 1.4 dB. In conclusion, this thesis proposed a linearization technique for transconductor circuit and designed a wideband receiver based on current-mode receiver. The designed receiver circuit experimentally verified that it has low noise figure performance and high IIP3 performance and is tolerant to out-of-band blocker signals.Chapter 1. Introduction 1 1.1. Motivation of Wideband Receiver Architecture 2 1.2. Challenges in Designing Wideband Receiver 7 1.3. Prior Researches 13 1.3.1. N-Path Filter 14 1.3.2. Feed-Forward Blocker Filtering 16 1.3.3. Current-Mode Receiver 18 1.4. Research Objectives and Thesis Organization 22 Chapter 2. Transconductor Linearization Technique and Design of Tunable High-pass Filter 24 2.1. Transconductor Linearization Technique 27 2.2. Design of Tunable High-pass Filter 36 2.3. Measurement Results 41 2.4. Conclusions 46 Chapter 3. Wideband Noise-Cancelling Receiver Front-End Using Linearized Transconductor 47 3.1. Low-Noise Transconductance Amplifier Based on Linearized Transconductor 49 3.2. Wideband Noise-Cancelling Receiver Architecture 58 3.3. Measurement Results 64 3.4. Conclusions 70 Chapter 4. Blocker-Tolerant Wideband Double Noise-Cancelling Receiver Front-End 71 4.1. Linearized Noise-Cancelling Low-Noise Transconductance Amplifier 73 4.2. Wideband Double Noise-Cancelling Receiver Front-End 83 4.3. Measurement Results 90 4.4. Conclusions 97 Chapter 5. Conclusions 98 Bibliography 102 Abstract in Korean 112Docto
    corecore