28,844 research outputs found
PIXEL 2010 - a Resume
The Pixel 2010 conference focused on semiconductor pixel detectors for
particle tracking/vertexing as well as for imaging, in particular for
synchrotron light sources and XFELs. The big LHC hybrid pixel detectors have
impressively started showing their capabilities. X-ray imaging detectors, also
using the hybrid pixel technology, have greatly advanced the experimental
possibilities for diiffraction experiments. Monolithic or semi-monolithic
devices like CMOS active pixels and DEPFET pixels have now reached a state such
that complete vertex detectors for RHIC and superKEKB are being built with
these technologies. Finally, new advances towards fully monolithic active pixel
detectors, featuring full CMOS electronics merged with efficient signal charge
collection, exploiting standard CMOS technologies, SOI and/or 3D integration,
show the path for the future. This r\'esum\'e attempts to extract the main
statements of the results and developments presented at this conference.Comment: 8 pages, 19 figures, conference summar
Technologies for 3D Heterogeneous Integration
3D-Integration is a promising technology towards higher interconnect
densities and shorter wiring lengths between multiple chip stacks, thus
achieving a very high performance level combined with low power consumption.
This technology also offers the possibility to build up systems with high
complexity just by combining devices of different technologies. For ultra thin
silicon is the base of this integration technology, the fundamental processing
steps will be described, as well as appropriate handling concepts. Three main
concepts for 3D integration have been developed at IZM. The approach with the
greatest flexibility called Inter Chip Via - Solid Liquid Interdiffusion
(ICV-SLID) is introduced. This is a chip-to-wafer stacking technology which
combines the advantages of the Inter Chip Via (ICV) process and the
solid-liquid-interdiffusion technique (SLID) of copper and tin. The fully
modular ICV-SLID concept allows the formation of multiple device stacks. A test
chip was designed and the total process sequence of the ICV-SLID technology for
the realization of a three-layer chip-to-wafer stack was demonstrated. The
proposed wafer-level 3D integration concept has the potential for low cost
fabrication of multi-layer high-performance 3D-SoCs and is well suited as a
replacement for embedded technologies based on monolithic integration. To
address yield issues a wafer-level chip-scale handling is presented as well, to
select known-good dies and work on them with wafer-level process sequences
before joining them to integrated stacks.Comment: Submitted on behalf of EDA Publishing Association
(http://irevues.inist.fr/handle/2042/16838
CAD methodologies for low power and reliable 3D ICs
The main objective of this dissertation is to explore and develop computer-aided-design (CAD) methodologies and optimization techniques for reliability, timing performance, and power consumption of through-silicon-via(TSV)-based and monolithic 3D IC designs. The 3D IC technology is a promising answer to the device scaling and interconnect problems that industry faces today. Yet, since multiple dies are stacked vertically in 3D ICs, new problems arise such as thermal, power delivery, and so on. New physical design methodologies and optimization techniques should be developed to address the problems and exploit the design freedom in 3D ICs. Towards the objective, this dissertation includes four research projects.
The first project is on the co-optimization of traditional design metrics and reliability metrics for 3D ICs. It is well known that heat removal and power delivery are two major reliability concerns in 3D ICs. To alleviate thermal problem, two possible solutions have been proposed: thermal-through-silicon-vias (T-TSVs) and micro-fluidic-channel (MFC) based cooling. For power delivery, a complex power distribution network is required to deliver currents reliably to all parts of the 3D IC while suppressing the power supply noise to an acceptable level. However, these thermal and power networks pose major challenges in signal routability and congestion. In this project, a co-optimization methodology for signal, power, and thermal interconnects in 3D ICs is presented. The goal of the proposed approach is to improve signal, thermal, and power noise metrics and to provide fast and accurate design space explorations for early design stages.
The second project is a study on 3D IC partition. For a 3D IC, the target circuit needs to be partitioned into multiple parts then mapped onto the dies. The partition style impacts design quality such as footprint, wirelength, timing, and so on. In this project, the design methodologies of 3D ICs with different partition styles are demonstrated. For the LEON3 multi-core microprocessor, three partitioning styles are compared: core-level, block-level, and gate-level. The design methodologies for such partitioning styles and their implications on the physical layout are discussed. Then, to perform timing optimizations for 3D ICs, two timing constraint generation methods are demonstrated that lead to different design quality.
The third project is on the buffer insertion for timing optimization of 3D ICs. For high performance 3D ICs, it is crucial to perform thorough timing optimizations. Among timing optimization techniques, buffer insertion is known to be the most effective way. The TSVs have a large parasitic capacitance that increases the signal slew and the delay on the downstream. In this project, a slew-aware buffer insertion algorithm is developed that handles full 3D nets and considers TSV parasitics and slew effects on delay. Compared with the well-known van Ginneken algorithm and a commercial tool, the proposed algorithm finds buffering solutions with lower delay values and acceptable runtime overhead.
The last project is on the ultra-high-density logic designs for monolithic 3D ICs. The nano-scale 3D interconnects available in monolithic 3D IC technology enable ultra-high-density device integration at the individual transistor-level. The benefits and challenges of monolithic 3D integration technology for logic designs are investigated. First, a 3D standard cell library for transistor-level monolithic 3D ICs is built and their timing and power behavior are characterized. Then, various interconnect options for monolithic 3D ICs that improve design quality are explored. Next, timing-closed, full-chip GDSII layouts are built and iso-performance power comparisons with 2D IC designs are performed. Important design metrics such as area, wirelength, timing, and power consumption are compared among transistor-level monolithic 3D, gate-level monolithic 3D, TSV-based 3D, and traditional 2D designs.PhDCommittee Chair: Lim, Sung Kyu; Committee Member: Bakir, Muhannad; Committee Member: Kim, Hyesoon; Committee Member: Lee, Hsien-Hsin; Committee Member: Mukhopadhyay, Saiba
Fluorescence monitoring of capillary electrophoresis separation of biomolecules with monolithically integrated optical waveguides
Monolithic integration of optical waveguides in a commercial lab-on-a-chip by femtosecond-laser material processing enables arbitrary 3D geometries of optical sensing structures in combination with fluidic microchannels. Integrated fluorescence monitoring of molecular separation, as applicable in point-of-care diagnostic bioassays is demonstrated
Pixel Detectors for Charged Particles
Pixel Detectors, as the current technology of choice for the innermost vertex
detection, have reached a stage at which large detectors have been built for
the LHC experiments and a new era of developments, both for hybrid and for
monolithic or semi-monolithic pixel detectors is in full swing. This is largely
driven by the requirements of the upgrade programme for the superLHC and by
other collider experiments which plan to use monolithic pixel detectors for the
first time. A review on current pixel detector developments for particle
tracking and vertexing is given, comprising hybrid pixel detectors for superLHC
with its own challenges in radiation and rate, as well as on monolithic,
so-called active pixel detectors, including MAPS and DEPFET pixels for RHIC and
superBelle.Comment: 19 pages, 23 drawings in 14 figure
- …