23 research outputs found

    Top-Antitop cross section measurement in the di-lepton decay channel with ATLAS

    Full text link
    We present simulations of the production cross-section measurement of top-antitop pairs in the di-leptonic decay channel with the ATLAS detector. This study uses the Commissioning Service Challenge (CSC) data, which is the latest and centrally produced Monte-Carlo data set to validate the detector simulation before the actual data taking. The signal process was generated with MC@NLO and important background processes were studied. A cut and count method and two likelihood methods were employed to measure the cross section and important systematic effects were investigated. The expected statistical and systematic errors for a luminosity of 100 \ipb are also given.Comment: 3 page

    Top Quark mass and Top Properties at ATLAS

    No full text
    Talk at PANIC1

    Coupling measurements for the 125 GeV Higgs Boson in the fermion decay channels with the ATLAS detector

    No full text
    Detailed measurements of the properties of the 125 GeV Higgs boson are fundamental for the understanding of the mechanism reponsible for the electroweak symmetry breaking. Measurements of the Higgs boson in fermion final states allow to study the Yukawa couplings of the Higgs boson through the decay mode and the gauge couplings of the Higgs boson through the production mode. This talk summarizes the measurements of the 125 GeV Higgs boson in decays involving bb quarks, τ\tau leptons and muons with the ATLAS experiment at the LHC

    Higgs couplings and properties

    No full text
    Talk for La Thuile 202

    Top Quark Physics at HL-LHC

    No full text
    Top Quark Physics at HL-LH

    Study of top-quark pair cross-section measurement in the dilepton channel with the ATLAS detector at the LHC

    Get PDF
    A study of the production cross-section measurement of top-quark pair in the dilepton channel at the Large Hadron Collider (LHC) with the ATLAS experiment at a centre-of-mass energy of sqrt(s)=10 TeV and for a data amount of L=200pb−1 is presented. This study in- vestigates the performance of the cross-section measurement with a cut-and-count analysis on Monte Carlo simulated samples. A full list of systematic uncertainties is investigated and finally combined with the statistical uncertainties in a likelihood to extract the combined uncertainty. The combined sensitivity of the analysis in all dilepton decay-channels is a relative uncertainty on the cross-section mea- surement of: Delta sigma/sigma combined [%] = +-3.1(stat)+9.6-8.7(syst)+26.2-17.4(lumi) Finally the study is compared to the same analyses performed at different centre-of-mass energies of 14GeV and 7GeV and two dilepton tt-pair event candidates in 280pb-1 are presented

    Global Trigger Technological Demonstrator for ATLAS Phase-II upgrade

    No full text
    ATLAS detector at the Large Hadron Collider (LHC) will undergo a major Phase-II upgrade for the High Luminosity LHC (HL-LHC). The upgrade affects all major ATLAS systems, including the Trigger and Data Acquisition systems. As part of the Level-0 Trigger System, the Global Trigger uses full-granularity calorimeter cells to perform algorithms, refines the trigger objects and applies topological requirements. The Global Trigger uses a Global Common Module (GCM) as a building block of its design. To achieve a high input and output bandwidth and substantial processing power, the GCM will host the most advanced FPGAs and optical modules. In order to evaluate the new generation of optical modules and FPGAs running at high data rates (up to 28 Gb/s), a Global Trigger Technological Demonstrator board has been designed and tested. The main hardware blocks of the board are the Xilinx Virtex Ultrascale+ 9P FPGA and a number of optical modules, including high-speed Finisar BOA and Samtec FireFly modules. Long-run link tests have been performed for the Finisar BOA and Samtec FireFly optical modules running at 25.65 and 27.58 Gb/s respectively. Successful results demonstrating a good performance of the optical modules when communicating with the FPGA have been obtained. The paper provides a hardware overview and measurement results of the Technological Demonstrator

    Global Trigger Versatile Module for ATLAS Phase-II upgrade

    No full text
    ATLAS detector at the Large Hadron Collider (LHC) will undergo a major Phase-II upgrade for the High Luminosity LHC (HL-LHC). The upgrade affects all the main ATLAS systems including the Trigger and Data Acquisition. As part of the Level-0 Trigger System, the Global Trigger uses full-granularity calorimeter cells to perform algorithms, refines the L0Calo trigger objects and applies topological requirements. The Global Trigger uses a Global Common Module (GCM) as a building block of its design. An additional Global Trigger Versatile Module (GVM) has been designed according to the Global Trigger hardware specifications. To achieve a high input and output bandwidth and substantial processing power, both the GVM and the GCM host the most advanced FPGAs and optical modules, running at high data rates (up to 28 Gb/s) as well as other hardware resources needed for the Global Trigger. The GVM acts as an auxiliary hardware component that can be used for development, testing and operational purposes within and beyond the Global Trigger. The GVM is designed in an ATCA form factor with the possibility of a standalone operation. The main building blocks are the following: one large processing FPGA (Xilinx Ultrascale+ VU13P), up to eight Finisar BOA modules for real-time data path, one Finisar BOA module for interface to Front-End Link eXchange (FELIX) system, one UltraZed board with Zynq UltraScale+, one IPM Controller (IPMC), one FPGA power mezzanine and two DDR4 RAMs. In order to optimize the signal integrity for the high-speed signals, dedicated high-speed PCB design techniques, such as physical and spacing constraints, phase tuning, micro and buried vias, were used. Successful results demonstrating a good performance of the on-board components have been obtained. The poster will provide a hardware overview and measurement results of the GVM
    corecore