16 research outputs found

    The coalescence-cascade of a drop

    No full text
    When a drop is deposited gently onto the surface of a layer of the same liquid, it sits momentarily before coalescing into the bottom layer. High-speed video imaging reveals that the coalescence process is not instantaneous, but rather talces place in a cascade where each step generates a smaller drop. This cascade is self-similar and we have observed up to 6 steps. The time associated with each partial coalescence scales with the surface tension time-scale. The cascade will however not proceed ad infinitum due to viscous effects, as the Reynolds number of the process is proportional to square root of drop diameter. Viscous effects will therefore begin to be important for the very smallest drops. This cascade is very similar to the one observed previously by Charles & Mason [J. Colloid Sci. 15, 236 (1960)] for two immiscible liquids, where one of the liquids replaces the air in our setup

    Toward the Ultimate-High-Speed Image Sensor: From 10 ns to 50 ps

    No full text
    The paper summarizes the evolution of the Backside-Illuminated Multi-Collection-Gate (BSI MCG) image sensors from the proposed fundamental structure to the development of a practical ultimate-high-speed silicon image sensor. A test chip of the BSI MCG image sensor achieves the temporal resolution of 10 ns. The authors have derived the expression of the temporal resolution limit of photoelectron conversion layers. For silicon image sensors, the limit is 11.1 ps. By considering the theoretical derivation, a high-speed image sensor designed can achieve the frame rate close to the theoretical limit. However, some of the conditions conflict with performance indices other than the frame rate, such as sensitivity and crosstalk. After adjusting these trade-offs, a simple pixel model of the image sensor is designed and evaluated by simulations. The results reveal that the sensor can achieve a temporal resolution of 50 ps with the existing technology

    von Kármán Vortex Street within an Impacting Drop

    No full text
    International audienceThe splashing of a drop impacting onto a liquid pool produces a range of different sized microdroplets. At high impact velocities, the most significant source of these droplets is a thin liquid jet emerging at the start of the impact from the neck that connects the drop to the pool. We use ultrahigh-speed video imaging in combination with high-resolution numerical simulations to show how this ejecta gives way to irregular splashing. At higher Reynolds numbers, its base becomes unstable, shedding vortex rings into the liquid from the free surface in an axisymmetric von Kármán vortex street, thus breaking the ejecta sheet as it forms

    Evolution of Ultra-High-Speed CCD Imagers

    No full text

    A Pixel Design of a Branching Ultra-Highspeed Image Sensor

    Get PDF
    A burst image sensor named Hanabi, meaning fireworks in Japanese, includes a branching CCD and multiple CMOS readout circuits. The sensor is backside-illuminated with a light/charge guide pipe to minimize the temporal resolution by suppressing the horizontal motion of signal carriers. On the front side, the pixel has a guide gate at the center, branching to six first-branching gates, each bifurcating to second-branching gates, and finally connected to 12 (=6×2) floating diffusions. The signals are either read out after an image capture operation to replay 12 to 48 consecutive images, or continuously transferred to a memory chip stacked on the front side of the sensor chip and converted to digital signals. A CCD burst image sensor enables a noiseless signal transfer from a photodiode to the in-situ storage even at very high frame rates. However, the pixel count conflicts with the frame count due to the large pixel size for the relatively large in-pixel CCD memory elements. A CMOS burst image sensor can use small trench-type capacitors for memory elements, instead of CCD channels. However, the transfer noise from a floating diffusion to the memory element increases in proportion to the square root of the frame rate. The Hanabi chip overcomes the compromise between these pros and cons
    corecore