32 research outputs found
Electrical and physical characterization of the Al<sub>2</sub>O<sub>3</sub>/ <i>p</i>-GaSb interface for 1%, 5%, 10%, and 22% (NH<sub>4</sub>)<sub>2</sub>S surface treatments
In this work, the impact of ammonium sulfide ((NH<sub>4</sub>)<sub>2</sub>S) surface treatment on the electrical passivation of the Al<sub>2</sub>O<sub>3</sub>/ <i>p</i>-GaSb interface is studied for varying sulfide concentrations. Prior to atomic layer deposition of Al<sub>2</sub>O<sub>3</sub>, GaSb surfaces were treated in 1%, 5%, 10%, and 22% (NH<sub>4</sub>)<sub>2</sub>S solutions for 10 min at 295 K. The smallest stretch-out and flatband voltage shifts coupled with the largest capacitance swing, as indicated by capacitance-voltage (<i>CV</i>) measurements, were obtained for the 1% treatment. The resulting interface defect trap density (<i>D</i><sub>it</sub>) distribution showed a minimum value of 4 x 10<sup>12</sup> cm<sup>-2</sup>eV<sup>-1</sup> at <i>E</i><sub>v</sub> + 0.27 eV. Transmission electron microscopy and atomic force microscopy examination revealed the formation of interfacial layers and increased roughness at the Al<sub>2</sub>O<sub>3</sub>/ <i>p</i>-GaSb interface of samples treated with 10% and 22% (NH<sub>4</sub>)<sub>2</sub>S. In combination, these effects degrade the interface quality as reflected in the <i>CV</i> characteristics
(Invited) towards a vertical and damage free post-etch InGaAs fin profile: dry etch processing, sidewall damage assessment and mitigation options
Based on current projections, III-Vs are expected to replace Si as the n-channel solution in FinFETs at the 7nm technology node. The realisation of III-V FinFETs entails top-down fabrication via dry etch techniques. Vertical fins in conjunction with high quality sidewall MOS interfaces are required for high-performance logic devices. This, however, is difficult to achieve with dry etching. Highly anisotropic etching required of vertical fins is concomitant with increased damage to the sidewalls, resulting in the quality of the sidewall MOS interface being compromised. In this work, we address this challenge in two stages by first undertaking a systematic investigation of dry etch processing for fin formation, with the aim of obtaining high resolution fins with vertical sidewalls and clean etch surfaces. In the second stage, dry etch process optimisation and post-etch sidewall passivation schemes are explored to mitigate the damage arising from anisotropic etching required for the realisation of vertical fins
The impact of forming gas annealing on the electrical characteristics of sulfur passivated Al2O3/In0.53Ga0.47As (110) metal-oxide-semiconductor capacitors
This study reports the impact of forming gas annealing (FGA) on the electrical characteristics of sulfur passivated, atomic layer deposited Al2O3 gate dielectrics deposited on (110) oriented n- and p-doped In0.53Ga0.47 As layers metal-oxide-semiconductor capacitors (MOSCAPs). In combination, these approaches enable significant Fermi level movement through the bandgap of both n- and p-doped In0.53Ga0.47 As (110) MOSCAPs. A midgap interface trap density (Dit) value in the range 0.87−1.8×1012 cm−2eV−10.87−1.8×1012 cm−2eV−1 is observed from the samples studied. Close to the conduction band edge, a Dit value of 3.1×1011 cm−2eV−13.1×1011 cm−2eV−1 is obtained. These data indicate the combination of sulfur pre-treatment and FGA is advantageous in passivating trap states in the upper half of the bandgap of (110) oriented In0.53Ga0.47 As. This is further demonstrated by a reduction in border trap density in the n-type In0.53Ga0.47 As (110) MOSCAPs from 1.8×1012 cm−21.8×1012 cm−2 to 5.3×1011 cm−25.3×1011 cm−2 as a result of the FGA process. This is in contrast to the observed increase in border trap density after FGA from 7.3×1011 cm−27.3×1011 cm−2 to 1.4×1012 cm−21.4×1012 cm−2 in p-type In0.53Ga0.47 As (110) MOSCAPs, which suggest FGA is not as effective in passsivating states close to the valence band edge
Recommended from our members
Molecular beam epitaxy of highly crystalline GeSnC using CBr4 at low temperatures
Tensile-strained pseudomorphic Ge1–x–ySnxCy was grown on GaAs substrates by molecular beam epitaxy using carbon tetrabromide (CBr4) at low temperatures (171–258 °C). High resolution x-ray diffraction reveals good crystallinity in all samples. Atomic force microscopy showed atomically smooth surfaces with a maximum roughness of 1.9 nm. The presence of the 530.5 cm−1 local vibrational mode of carbon in the Raman spectrum verifies substitutional C incorporation in Ge1–x–ySnxCy samples. X-ray photoelectron spectroscopy confirms carbon bonding with Sn and Ge without evidence of sp2 or sp3 carbon formation. The commonly observed Raman features corresponding to alternative carbon phases were not detected. Furthermore, no Sn droplets were visible in scanning electron microscopy, illustrating the synergy in C and Sn incorporation and the potential of Ge1–x–ySnxCy active regions for silicon-based lasers.The authors acknowledge support from the National Science
Foundation under Grant Nos. DMR-1508646, CBET-1438608, and
PREM DMR-2122041, the Center for Dynamics and Control of
Materials is supported by the National Science Foundation under
Award No. DMR-1720595, and additional support by the
University of Texas at Austin.Center for Dynamics and Control of Material