19 research outputs found

    A dynamically tunable memory hierarchy

    Full text link

    Low-Voltage 0.25 µm CMOS Improved Power Adaptive Issue Queue For Embedded Microprocessors

    No full text

    CPU Accounting in CMP Processors

    No full text
    Chip-MultiProcessors (CMP) introduce complexities when accounting CPU utilization to processes because the progress done by a process during an interval of time highly depends on the activity of the other processes it is co-scheduled with. We propose a new hardware accounting mechanism to improve the accuracy when measuring the CPU utilization in CMPs and compare it with the previous accounting mechanisms. Our results show that currently known mechanisms could lead to a 12% average error when it comes to CPU utilization accounting. Our proposal reduces this error to less than 1% in a modeled 4-core processor system.Peer ReviewedPostprint (published version

    CPU Accounting for Multicore Processors

    No full text
    corecore