3,234 research outputs found
Efficient FPGA implementation of high-throughput mixed radix multipath delay commutator FFT processor for MIMO-OFDM
This article presents and evaluates pipelined architecture designs for an improved high-frequency Fast Fourier
Transform (FFT) processor implemented on Field Programmable Gate Arrays (FPGA) for Multiple Input Multiple Output
Orthogonal Frequency Division Multiplexing (MIMO-OFDM). The architecture presented is a Mixed-Radix Multipath Delay
Commutator. The presented parallel architecture utilizes fewer hardware resources compared to Radix-2 architecture,
while maintaining simple control and butterfly structures inherent to Radix-2 implementations. The high-frequency
design presented allows enhancing system throughput without requiring additional parallel data paths common in
other current approaches, the presented design can process two and four independent data streams in parallel
and is suitable for scaling to any power of two FFT size N. FPGA implementation of the architecture demonstrated
significant resource efficiency and high-throughput in comparison to relevant current approaches within
literature. The proposed architecture designs were realized with Xilinx System Generator (XSG) and evaluated
on both Virtex-5 and Virtex-7 FPGA devices. Post place and route results demonstrated maximum frequency
values over 400 MHz and 470 MHz for Virtex-5 and Virtex-7 FPGA devices respectively
Implementation of mean-timing and subsequent logic functions on an FPGA
This article describes the implementation of a mean-timer and coincidence
logic on a Virtex-5 FPGA for trigger purposes in a particle physics experiment.
The novel feature is that the mean-timing and the coincidence logic are not
synchronized with a clock which allows for a higher resolution of approximately
400 ps, not limited by a clock frequency.Comment: 15 pages, 11 figure
An Approach to Distance Estimation with Stereo Vision Using Address-Event-Representation
Image processing in digital computer systems usually considers the
visual information as a sequence of frames. These frames are from cameras that
capture reality for a short period of time. They are renewed and transmitted at a
rate of 25-30 fps (typical real-time scenario). Digital video processing has to
process each frame in order to obtain a result or detect a feature. In stereo
vision, existing algorithms used for distance estimation use frames from two
digital cameras and process them pixel by pixel to obtain similarities and
differences from both frames; after that, depending on the scene and the
features extracted, an estimate of the distance of the different objects of the
scene is calculated. Spike-based processing is a relatively new approach that
implements the processing by manipulating spikes one by one at the time they
are transmitted, like a human brain. The mammal nervous system is able to
solve much more complex problems, such as visual recognition by
manipulating neuron spikes. The spike-based philosophy for visual information
processing based on the neuro-inspired Address-Event-Representation (AER) is
achieving nowadays very high performances. In this work we propose a two-
DVS-retina system, composed of other elements in a chain, which allow us to
obtain a distance estimation of the moving objects in a close environment. We
will analyze each element of this chain and propose a Multi Hold&Fire
algorithm that obtains the differences between both retinas.Ministerio de Ciencia e Innovación TEC2009-10639-C04-0
Quantifying Shannon's Work Function for Cryptanalytic Attacks
Attacks on cryptographic systems are limited by the available computational
resources. A theoretical understanding of these resource limitations is needed
to evaluate the security of cryptographic primitives and procedures. This study
uses an Attacker versus Environment game formalism based on computability logic
to quantify Shannon's work function and evaluate resource use in cryptanalysis.
A simple cost function is defined which allows to quantify a wide range of
theoretical and real computational resources. With this approach the use of
custom hardware, e.g., FPGA boards, in cryptanalysis can be analyzed. Applied
to real cryptanalytic problems, it raises, for instance, the expectation that
the computer time needed to break some simple 90 bit strong cryptographic
primitives might theoretically be less than two years.Comment: 19 page
Live Demonstration: On the distance estimation of moving targets with a Stereo-Vision AER system
Distance calculation is always one of the most
important goals in a digital stereoscopic vision system. In an
AER system this goal is very important too, but it cannot be
calculated as accurately as we would like. This demonstration
shows a first approximation in this field, using a disparity
algorithm between both retinas. The system can make a distance
approach about a moving object, more specifically, a qualitative
estimation. Taking into account the stereo vision system
features, the previous retina positioning and the very important
Hold&Fire building block, we are able to make a correlation
between the spike rate of the disparity and the distance.Ministerio de Ciencia e Innovación TEC2009-10639-C04-0
High performance FPGA implementation of the mersenne twister
Efficient generation of random and pseudorandom sequences is of great importance to a number of applications [4]. In this paper, an efficient implementation of the Mersenne Twister is presented. The proposed architecture has the smallest footprint of all published architectures to date and occupies only 330 FPGA slices. Partial pipelining and sub-expression simplification has been used to improve throughput per clock cycle. The proposed architecture is implemented on an RC1000 FPGA Development platform equipped with a Xilinx XCV2000E FPGA, and can generate 20 million 32 bit random numbers per second at a clock rate of 24.234 MHz. A through performance analysis has been performed, and it is observed that the proposed architecture clearly outperforms other existing implementations in key comparable performance metrics
- …