99 research outputs found
Recommended from our members
Design Techniques for High-Performance SAR A/D Converters
The design of electronics needs to account for the non-ideal characteristics of the device technologies used to realize practical circuits. This is particularly important in mixed analog-digital design since the best device technologies are very different for digital compared to analog circuits. One solution for this problem is to use a calibration correction approach to remove the errors introduced by devices, but this adds complexity and power dissipation, as well as reducing operation speed, and so must be optimised. This thesis addresses such an approach to improve the performance of certain types of analog-to-digital converter (ADC) used in advanced telecommunications, where speed, accuracy and power dissipation currently limit applications. The thesis specifically focuses on the design of compensation circuits for use in successive approximation register (SAR) ADCs.
ADCs are crucial building blocks in communication systems, in general, and for mobile networks, in particular. The recently launched fifth generation of mobile networks (5G) has required new ADC circuit techniques to meet the higher speed and lower power dissipation requirements for 5G technology. The SAR has become one of the most favoured architectures for designing high-performance ADCs, but the successive nature of the circuit operation makes it difficult to reach ∼GS/s sampling rates at reasonable power consumption.
Here, two calibration techniques for high-performance SAR ADCs are presented. The first uses an on-chip stochastic-based mismatch calibration technique that is able to accurately compute and compensate for the mismatch of a capacitive DAC in a SAR ADC. The stochastic nature of the proposed calibration method enables determination of the mismatch of the CAPDAC with a resolution much better than that of the DAC. This allows the unit capacitor to scale down to as low as 280aF for a 9-bit DAC. Since the CAP-DAC causes a large part of the overall dynamic power consumption and directly determines both the sizes of the driving and sampling switches and the size of the input capacitive load of the ADC and the kT/C noise power, a small CAP-DAC helps the power efficiency. To validate the proposed calibration idea, a 10-bit asynchronous SAR ADC was fabricated in 28-nm CMOS. Measurement results show that the proposed stochastic calibration improves the ADC’s SFDR and SNDR by 14.9 dB, 11.5 dB, respectively. After calibration, the fabricated SAR ADC achieves an ENOB of 9.14 bit at a sampling rate of 85 MS/s, resulting in a Walden FoM of 10.9 fJ/c-s.
The second calibration technique is a timing-skew calibration for a time-interleaved (TI) SAR ADC that calibrates/computes the inter-channel timing and offset mismatch simultaneously. Simulation results show the effectiveness of this calibration method. When used together, the proposed mismatch calibration technique and the timing-skew
calibration technique enables a TI SAR ADC to be designed that can achieve a sampling rate of ∼GS/s with 10-bit resolution and a power consumption as low as ∼10mW; specifications that satisfy the requirements of 5G technology
Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs
During the past decade, SAR ADCs have enjoyed increasing prominence due to their
inherently scaling-friendly architecture. Several recent SAR ADC innovations focus on decreasing power consumption, mitigating thermal noise, and improving bandwidth, however
most of those that use non-hybrid architectures are limited to moderate (8-10 bit) resolu-
tion. Assuming an almost rail-to-rail dynamic range, comparator noise and DAC element
mismatch constraints are critical but not insurmountable at 10 bits of resolution or less in
sub-100nm processes. On the other hand, analysis shows that for medium-resolution ADCs
(11-15 bits, depending on the LSB voltage of the converter), the mismatch sizing constraint
still dominates unit capacitor sizing over the kT/C sampling noise constraint, and can only be mitigated by drawing increasingly larger capacitors.
The focus of this work is to extend the scaling benefits of the SAR architecture to medium
and higher ADC resolutions through mitigating and ultimately harnessing DAC element mismatch. This goal is achieved via a novel, completely reconfigurable capacitor DAC that allows the rearranging of capacitors to different trial groupings in the SAR cycle so that mismatch can be canceled. The DAC is implemented in a 12-bit SAR ADC in 65nm CMOS, and a nearly 2-bit improvement in linearity is demonstrated with a simple reconfiguration algorithm.PHDElectrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttps://deepblue.lib.umich.edu/bitstream/2027.42/138630/1/ncolins_1.pd
A system-on-chip microwave photonic processor solves dynamic RF interference in real time with picosecond latency
Radio-frequency interference is a growing concern as wireless technology
advances, with potentially life-threatening consequences like interference
between radar altimeters and 5G cellular networks. Mobile transceivers mix
signals with varying ratios over time, posing challenges for conventional
digital signal processing (DSP) due to its high latency. These challenges will
worsen as future wireless technologies adopt higher carrier frequencies and
data rates. However, conventional DSPs, already on the brink of their clock
frequency limit, are expected to offer only marginal speed advancements. This
paper introduces a photonic processor to address dynamic interference through
blind source separation (BSS). Our system-on-chip processor employs a fully
integrated photonic signal pathway in the analogue domain, enabling rapid
demixing of received mixtures and recovering the signal-of-interest in under 15
picoseconds. This reduction in latency surpasses electronic counterparts by
more than three orders of magnitude. To complement the photonic processor,
electronic peripherals based on field-programmable gate array (FPGA) assess the
effectiveness of demixing and continuously update demixing weights at a rate of
up to 305 Hz. This compact setup features precise dithering weight control,
impedance-controlled circuit board and optical fibre packaging, suitable for
handheld and mobile scenarios. We experimentally demonstrate the processor's
ability to suppress transmission errors and maintain signal-to-noise ratios in
two scenarios, radar altimeters and mobile communications. This work pioneers
the real-time adaptability of integrated silicon photonics, enabling online
learning and weight adjustments, and showcasing practical operational
applications for photonic processing
Waveform acquisition with resolutions exceeding those of the ADCs employed
This chapter discusses various software/firmware and hardware methods and architectures to improve the fidelity of the acquired waveforms beyond the vertical and horizontal resolutions that are possible with the ADC
employed. The applicability of these approaches, and the limits on the enhancements that are achievable, depend upon the nature of the acquired waveform, and they are presented separately for one-shot, repeatable and repetitive waveforms. The possibilities of combining applicable methods in order to simultaneously increase both resolutions are also discussed. The consideration is illustrated by the simulation results and the acquired
experimental waveforms relevant to the ultrasonic non-destructive evaluation
Low harmonic distortion flash A/D converters incorporating dynamic element matching techniques
New dynamic element matching techniques are shown to reduce the harmonic distortion and improve the spurious-free dynamic range of flash ADCs. Resistor chain mismatch errors are negated by randomly rearranging the resistors each sample by utilizing 5(2{dollar}\sp{b}{dollar}-1) digital switches and b + 1 random control signals for a b-bit flash ADC. The integral and differential nonlinearity of a non-ideal flash ADC are derived for three common resistor chain mismatch errors; namely, geometric mismatches, linear gradient mismatches, and dynamic mismatches. The transfer function of a non-ideal flash ADC is also derived and the converter output is shown to consist of a scaled copy of the input, a DC gain, and conversion noise that is a function of the resistor mismatches. A comprehensive summary of dynamic element matching techniques given in literature is provided. In addition, the DEM network introduced by Galton and Jensen is shown to be equivalent to the generalized-cube network used in parallel processing architectures. An alternative version of this network that uses logic gates is also proposed
- …