36 research outputs found
Development and modeling of a low temperature thin-film CMOS on glass
The push to develop integrated systems using thin-film transistors (TFT) on insulating substrates (i.e. glass) has always been limited due to low-mobility semiconducting films such as amorphous and polycrystalline silicon. Corning Incorporated is developing a new substrate material known as silicon-on-glass (SiOG). It is intrinsically better than amorphous and polycrystalline silicon materials due to its single crystal nature of the silicon film. This however does not mitigate the challenges associated with low temperature CMOS process and fabrication. The first generation of TFTs fabricated at RIT showed the potential of SiOG as a viable substrate material, but were plagued by considerable short comings such as high leakage and low transconductance. As part of this study, refinements to TFT processing on SiOG have demonstrated significant improvement to TFT performance and uniformity, showing increase transconductanace/mobility, lower subthreshold swing, tighter VT distributions, and near symmetrical NFET and PFET operation about 0 V. With these improvements minimal steps have been added to the manufacturing process, keeping simple and adoptable by the flat panel display (FPD) industry. Device modeling clearly demonstrates the key areas important to electrical operation, such as dopant activation, interface charge/trap reduction, and workfunction engineering. It addition, modeling and simulation have helped to explain the governing physics of device operation explaining non-ideal effects such as gate induced drain leakage (GIDL) and various mobility degradation mechanism. An overview of device design, process refinements and device operation is presented. Process modifications and resulting benefits are discussed along with CMOS integration on SiOG
Low frequency noise in advanced Si bulk and SOI MOSFETs, Journal of Telecommunications and Information Technology, 2005, nr 1
A review of recent results concerning the low frequency noise in modern CMOS devices is given. The approaches such as the carrier number and the Hooge mobility fluctuations used for the analysis of the noise sources are presented and illustrated through experimental data obtained on advanced CMOS SOI and Si bulk generations. Furthermore, the impact on the electrical noise of the shrinking of CMOS devices in the deep submicron range is also shown. The main physical characteristics of random telegraph signals (RTS) observed in small area MOS transistors are reviewed. Experimental results obtained on 0.35{0.12 mm CMOS technologiesare used to predict the trends for the noise in future CMOS technologies, e.g., 0.1 mm and beyond. For SOI MOSFETS, the main types of layout will be considered, that is floating body, DTMOS, and body-contact. Particular attention will be paid to the floating body effect that induces a kink-related excess noise, which superimposes a Lorentzian spectrum on the flicker noise
Characterisation of thermal and coupling effects in advanced silicon MOSFETs
PhD ThesisNew approaches to metal-oxide-semiconductor field effect transistor (MOSFET)
engineering emerge in order to keep up with the electronics market demands. Two main
candidates for the next few generations of Mooreâs law are planar ultra-thin body and
buried oxide (UTBB) devices and three-dimensional FinFETs. Due to miniature
dimensions and new materials with low thermal conductivity, performance of advanced
MOSFETs is affected by self-heating and substrate effects. Self-heating results in an
increase of the device temperature which causes mobility reduction, compromised
reliability and signal delays. The substrate effect is a parasitic source and drain coupling
which leads to frequency-dependent analogue behaviour. Both effects manifest
themselves in the output conductance variation with frequency and impact analogue as
well as digital performance. In this thesis self-heating and substrate effects in FinFETs
and UTBB devices are characterised, discussed and compared. The results are used to
identify trade-offs in device performance, geometry and thermal properties. Methods
how to optimise the device geometry or biasing conditions in order to minimise the
parasitic effects are suggested.
To identify the most suitable technique for self-heating characterisation in advanced
semiconductor devices, different methods of thermal characterisation (time and
frequency domain) were experimentally compared and evaluated alongside an analytical
model. RF and two different pulsed I-V techniques were initially applied to partially
depleted silicon-on-insulator (PDSOI) devices. The pulsed I-V hot chuck method
showed good agreement with the RF technique in the PDSOI devices. However,
subsequent analysis demonstrated that for more advanced technologies the time domain
methods can underestimate self-heating. This is due to the reduction of the thermal time
constants into the nanosecond range and limitations of the pulsed I-V set-up. The
reduction is related to the major increase of the surface to volume ratio in advanced
MOSFETs. Consequently the work showed that the thermal properties of advanced
semiconductor devices must be characterised within the frequency domain.
For UTBB devices with 7-8 nm Si body and 10 nm ultra-thin buried oxide (BOX)
the analogue performance degradation caused by the substrate effects can be stronger
than the analogue performance degradation caused by self-heating. However, the
substrate effects can be effectively reduced if the substrate doping beneath the buried
ii
oxide is adjusted using a ground plane. In the MHz â GHz frequency range the intrinsic
voltage gain variation is reduced ~6 times when a device is biased in saturation if a
ground plane is implemented compared with a device without a ground plane.
UTBB devices with 25 nm BOX were compared with UTBB devices with 10 nm
BOX. It was found that the buried oxide thinning from 25 nm to 10 nm is not critical
from the thermal point of view as other heat evacuation paths (e.g. source and drain)
start to play a role.
Thermal and substrate effects in FinFETs were also analysed. It was experimentally
shown that FinFET thermal properties depend on the device geometry. The thermal
resistance of FinFETs strongly varies with the fin width and number of parallel fins,
whereas the fin spacing is less critical. The results suggest that there are trade-offs
between thermal properties and integration density, electrostatic control and design
complexity, since these aspects depend on device geometry. The high frequency
substrate effects were found to be effectively reduced in devices with sub-100 nm wide
fins.Engineering and Physical Sciences Research Council
(EPSRC) and EU fundin
Discrimination of surface and volume states in fully depleted field-effect devices on thick insulator substrates
The behavior of electronic devices fabricated on thin, lightly doped semiconductor layers can be significantly influenced by very low levels of non-ideal charge states. Such devices typically operate in a fully depleted mode, and can exhibit significantly different electrical properties and characteristics than their bulk material counterparts. Traditional interpretation of device characteristics may identify the existence of such non-idealities, but fail to ascertain if the origin is from within the semiconductor layer or associated with the interfaces to adjacent dielectric materials. This leads to ambiguity in how to rectify the behavior and improve device performance. Characterizing non-idealities through electrical means requires adaptations in both measurement techniques and data interpretation. Some of these adaptations have been applied in material systems like silicon-on-insulator (SOI), however in systems where the semiconductor film becomes increasingly isolated on very thick insulators (i.e., glass), the device physics of operation presents new challenges. Overcoming the obstacles in interpretation can directly aid the technology development of thin semiconductor films on thick insulator substrates. The investigation is initiated by isolating the interface of crystalline silicon bonded to a thick boro-aluminosilicate glass insulator. The interface is studied through traditional bulk capacitance-voltage (C-V) methods, and the electrical fragility of the interface is exposed. This reveals the necessity to discriminate between interface states and bulk defect states. To study methods of discrimination, the physics of field-effect devices fabricated on isolated semiconducting films is explained. These devices operate in a fully depleted state; expressions that describe the C-V relationship with a single gate electrode are derived and explored. The discussion presents an explanation of how surface and volume charge states each contribute to the C-V characteristic behavior. Application of this adapted C-V theory is then applied to the gated-diode, a novel device which has proven to be instrumental in charge state discrimination. Through this adaptation, the gated-diode is used to extract recombination-generation parameters isolated to the top surface, bottom surface and within the volume of the film. The methodology is developed through an exploration of devices fabricated on SOI and silicon-on-glass (SiOG) substrates, and furthers the understanding needed to improve material quality and device performance
High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure
A three-dimensional (3D) fin-shaped field-effect transistor structure based on III-V metal-oxide-semiconductor field-effect transistor (MOSFET) fabrication has been demonstrated using a submicron GaAs fin as the high-mobility channel. The fin-shaped channel has a thickness-to-width ratio (T(Fin)/W(Fin)) equal to 1. The nano-stacked high-k Al(2)O(3) dielectric was adopted as a gate insulator in forming a metal-oxide-semiconductor structure to suppress gate leakage. The 3D III-V MOSFET exhibits outstanding gate controllability and shows a high I(on)/I(off) ratioâ>â10(5) and a low subthreshold swing of 80 mV/decade. Compared to a conventional Schottky gate metalâsemiconductor field-effect transistor or planar III-V MOSFETs, the III-V MOSFET in this work exhibits a significant performance improvement and is promising for future development of high-performance n-channel devices based on III-V materials
Development of a 5V Digital Cell Library for use with the Peregrine Semiconductor Silicon-on-Sapphire Process
The scope of the thesis work presented here is to develop a standard digital cell library operable at 5V of power supply and up to the temperatures of 125C using Peregrine 0.5m2 3.3V CMOS process. Peregrine 0.5m process was selected as a result of its availability via commercial foundry at moderate cost radiation and high temperature tolerant properties. Testing data was obtained showing no measurable gate tunneling at gate voltages below 8.5V and no source to drain avalanche below 5.5V ensuring safe operation below the 5V design corners of 5.5V. Device geometries are selected to meet drive current requirement of 1mA and acceptable Ion/Ioff ratios at high temperature. Layouts for cells, schematic, symbolic and abstract views were generated. Timing, power and area characterization data is realized in several formats compatible with Cadence and Synopsys synthesizer, place & route and simulation tools. A test chip for delay chains with single input and multi-input combinatorial gates were designed and fabricated as a part of the validation on silicon. Measured data at room temperature is well in agreement with SignalStorm's data. At 125C, delay chains performed faster in silicon by up to 25% as compared with simulated data obtained using typical model. Device characteristics for rn and rp device are obtained and percentage variations in their Id-Vd characteristics with models are calculated. Variation in test data for the test chip as compared to the simulated data is observed to be consistent with the device current variation plotted across process corners. Adherence of the targeted design specifications (from simulation) with the actual measured values verifies the cell library's functionality, timing and power parameters.School of Electrical & Computer Engineerin
Low-frequency noise in downscaled silicon transistors: Trends, theory and practice
By the continuing downscaling of sub-micron transistors in the range of few to one deca-nanometers, we focus on the increasing relative level of the low-frequency noise in these devices. Large amount of published data and models are reviewed and summarized, in order to capture the state-of-the-art, and to observe that the 1/area scaling of low-frequency noise holds even for carbon nanotube devices, but the noise becomes too large in order to have fully deterministic devices with area less than 10nmĂ10nm. The low-frequency noise models are discussed from the point of view that the noise can be both intrinsic and coupled to the charge transport in the devices, which provided a coherent picture, and more interestingly, showed that the models converge each to other, despite the many issues that one can find for the physical origin of each model. Several derivations are made to explain crossovers in noise spectra, variable random telegraph amplitudes, duality between energy and distance of charge traps, behaviors and trends for figures of merit by device downscaling, practical constraints for micropower amplifiers and dependence of phase noise on the harmonics in the oscillation signal, uncertainty and techniques of averaging by noise characterization. We have also shown how the unavoidable statistical variations by fabrication is embedded in the devices as a spatial âfrozen noiseâ, which also follows 1/area scaling law and limits the production yield, from one side, and from other side, the âfrozen noiseâ contributes generically to temporal 1/f noise by randomly probing the embedded variations during device operation, owing to the purely statistical accumulation of variance that follows from cause-consequence principle, and irrespectively of the actual physical process. The accumulation of variance is known as statistics of âinnovation varianceâ, which explains the nearly log-normal distributions in the values for low-frequency noise parameters gathered from different devices, bias and other conditions, thus, the origin of geometric averaging in low-frequency noise characterizations. At present, the many models generally coincide each with other, and what makes the difference, are the values, which, however, scatter prominently in nanodevices. Perhaps, one should make some changes in the approach to the low-frequency noise in electronic devices, to emphasize the âstatistics behind the numbersâ, because the general physical assumptions in each model always fail at some point by the device downscaling, but irrespectively of that, the statistics works, since the low-frequency noise scales consistently with the 1/area law