4 research outputs found
Fast high-order variation-aware IC interconnect analysis
Interconnects constitute a dominant source of circuit delay for modern chip designs.
The variations of critical dimensions in modern VLSI technologies lead to
variability in interconnect performance that must be fully accounted for in timing
verification. However, handling a multitude of inter-die/intra-die variations and assessing
their impacts on circuit performance can dramatically complicate the timing
analysis.
In this thesis, three practical interconnect delay and slew analysis methods are
presented to facilitate efficient evaluation of wire performance variability. The first
method is described in detail in Chapter III. It harnesses a collection of computationally
efficient procedures and closed-form formulas. By doing so, process variations
are directly mapped into the variability of the output delay and slew. This method
can provide the closed-form formulas of the output delay and slew at any sink node of
the interconnect nets fully parameterized, in-process variations. The second method
is based on adjoint sensitivity analysis and driving point model. It constructs the
driving point model of the driver which drives the interconnect net by using the adjoint
sensitivity analysis method. Then the driving point model can be propagated
through the interconnect network by using the first method to obtain the closedform
formulas of the output delay and slew. The third method is the generalized
second-order adjoint sensitivity analysis. We give the mathematical derivation of this method in Chapter V. The theoretical value of this method is it can not only handle
this particular variational interconnect delay and slew analysis, but it also provides
an avenue for automatical linear network analysis and optimization.
The proposed methods not only provide statistical performance evaluations of
the interconnect network under analysis but also produce delay and slew expressions
parameterized in the underlying process variations in a quadratic parametric form.
Experimental results show that superior accuracy can be achieved by our proposed
methods
High-performance and Low-power Clock Network Synthesis in the Presence of Variation.
Semiconductor technology scaling requires continuous evolution of all aspects of physical
design of integrated circuits. Among the major design steps, clock-network synthesis
has been greatly affected by technology scaling, rendering existing methodologies inadequate.
Clock routing was previously sufficient for smaller ICs, but design difficulty and
structural complexity have greatly increased as interconnect delay and clock frequency increased
in the 1990s. Since a clock network directly influences IC performance and often
consumes a substantial portion of total power, both academia and industry developed synthesis
methodologies to achieve low skew, low power and robustness from PVT variations.
Nevertheless, clock network synthesis under tight constraints is currently the least automated
step in physical design and requires significant manual intervention, undermining
turn-around-time. The need for multi-objective optimization over a large parameter space
and the increasing impact of process variation make clock network synthesis particularly
challenging.
Our work identifies new objectives, constraints and concerns in the clock-network synthesis
for systems-on-chips and microprocessors. To address them, we generate novel
clock-network structures and propose changes in traditional physical-design flows. We
develop new modeling techniques and algorithms for clock power optimization subject
to tight skew constraints in the presence of process variations. In particular, we offer
SPICE-accurate optimizations of clock networks, coordinated to reduce nominal skew below
5 ps, satisfy slew constraints and trade-off skew, insertion delay and power, while
tolerating variations. To broaden the scope of clock-network-synthesis optimizations, we
propose new techniques and a methodology to reduce dynamic power consumption by
6.8%-11.6% for large IC designs with macro blocks by integrating clock network synthesis
within global placement. We also present a novel non-tree topology that is 2.3x more
power-efficient than mesh structures. We fuse several clock trees to create large-scale redundancy
in a clock network to bridge the gap between tree-like and mesh-like topologies.
Integrated optimization techniques for high-quality clock networks described in this dissertation
strong empirical results in experiments with recent industry-released benchmarks
in the presence of process variation. Our software implementations were recognized with
the first-place awards at the ISPD 2009 and ISPD 2010 Clock-Network Synthesis Contests
organized by IBM Research and Intel Research.Ph.D.Electrical EngineeringUniversity of Michigan, Horace H. Rackham School of Graduate Studieshttp://deepblue.lib.umich.edu/bitstream/2027.42/89711/1/ejdjsy_1.pd