942 research outputs found

    Frequency Offset Correction in a Software Defined HiperLAN/2 Demodulator using Preamble Section A

    Get PDF
    In our Software Defined Radio project we perform a feasibility study of a software defined radio for two communication standards: HiperLAN/2 and Bluetooth. In this paper the Matlab/Simulink implementation of the HiperLAN/2 demodulator for the demonstrator of the project is discussed, with special attention for the frequency offset corrector. This type of correction is necessary to prevent large bit error rates that are caused by inter-subcarrier interference. The method that is proposed in this paper uses preamble section A to estimate the frequency offset. Simulation results for an AWGN channel show that the method is capable of correcting frequency offsets up to the boundary defined in the standard [1]. It was observed that frequency offset correction using only preamble section A is sensitive to ¿for example¿ synchronization errors in case real-life analog front-end signals are used

    Design and Validation of a Software Defined Radio Testbed for DVB-T Transmission

    Get PDF
    This paper describes the design and validation of a Software Defined Radio (SDR) testbed, which can be used for Digital Television transmission using the Digital Video Broadcasting - Terrestrial (DVB-T) standard. In order to generate a DVB-T-compliant signal with low computational complexity, we design an SDR architecture that uses the C/C++ language and exploits multithreading and vectorized instructions. Then, we transmit the generated DVB-T signal in real time, using a common PC equipped with multicore central processing units (CPUs) and a commercially available SDR modem board. The proposed SDR architecture has been validated using fixed TV sets, and portable receivers. Our results show that the proposed SDR architecture for DVB-T transmission is a low-cost low-complexity solution that, in the worst case, only requires less than 22% of CPU load and less than 170 MB of memory usage, on a 3.0 GHz Core i7 processor. In addition, using the same SDR modem board, we design an off-line software receiver that also performs time synchronization and carrier frequency offset estimation and compensation

    Mapping DSP algorithms to a reconfigurable architecture Adaptive Wireless Networking (AWGN)

    Get PDF
    This report will discuss the Adaptive Wireless Networking project. The vision of the Adaptive Wireless Networking project will be given. The strategy of the project will be the implementation of multiple communication systems in dynamically reconfigurable heterogeneous hardware. An overview of a wireless LAN communication system, namely HiperLAN/2, and a Bluetooth communication system will be given. Possible implementations of these systems in a dynamically reconfigurable architecture are discussed. Suggestions for future activities in the Adaptive Wireless Networking project are also given
    corecore