Monolithic electronic-photonic integration in state-of-the-art CMOS processes

Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2012.This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections.Cataloged from student submitted PDF version of thesis.Includes bibliographical references (p. 388-407).As silicon CMOS transistors have scaled, increasing the density and energy efficiency of computation on a single chip, the off-chip communication link to memory has emerged as the major bottleneck within modern processors. Photonic devices promise to break this bottleneck with superior bandwidth-density and energy-efficiency. Initial work by many research groups to adapt photonic device designs to a silicon-based material platform demonstrated suitable independent performance for such links. However, electronic-photonic integration attempts to date have been limited by the high cost and complexity associated with modifying CMOS platforms suitable for modern high-performance computing applications. In this work, we instead utilize existing state-of-the-art electronic CMOS processes to fabricate integrated photonics by: modifying designs to match the existing process; preparing a design-rule compliant layout within industry-standard CAD tools; and locally-removing the handle silicon substrate in the photonic region through post-processing. This effort has resulted in the fabrication of seven test chips from two major foundries in 28, 45, 65 and 90 nm CMOS processes. Of these efforts, a single die fabricated through a widely available 45nm SOI-CMOS mask-share foundry with integrated waveguides with 3.7 dB/cm propagation loss alongside unmodified electronics with less than 5 ps inverter stage delay serves as a proof-of-concept for this approach. Demonstrated photonic devices include high-extinction carrier-injection modulators, 8-channel wavelength division multiplexing filter banks and low-efficiency silicon germanium photodetectors. Simultaneous electronic-photonic functionality is verified by recording a 600 Mb/s eye diagram from a resonant modulator driven by integrated digital circuits. Initial work towards photonic device integration within the peripheral CMOS flow of a memory process that has resulted in polysilicon waveguide propagation losses of 6.4 dB/cm will also be presented.by Jason S. Orcutt.Ph.D

Letter of intent for ALICE 3: A next-generation heavy-ion experiment at the LHC

This document describes the plans of the ALICE Collaboration for a major upgrade of its detector, referred to as ALICE 3, which is proposed for physics data-taking in the LHC Run 5 and beyond. ALICE 3 will enable an extensive programme to fully exploit the LHC for the study of the properties of strongly interacting matter with high-energy nuclear collisions. The proposed detector layout, based on advanced silicon sensors, features superb pointing resolution, excellent tracking and particle identification over a large acceptance and high readout-rate capabilities. This document discusses the proposed physics programme, the detector concept, and its physics performance for a suite of benchmark measurements.Comment: 202 pages, 103 captioned figures, 19 table

Production System Analysis: a Simulation Based Approach

This dissertation's main goal was to use an array of data gathered from an industrial company and create a simulation model using discrete events aiming the study of different Lean methodologies. Making, this way, possible to evaluate and analyze changes of several production variables, look for improvements, understand certain events, predict future situations and ultimately help the decision making so that is sustained, informed and riskless