2 research outputs found

    Security of Cloud FPGAs: A Survey

    Full text link
    Integrating Field Programmable Gate Arrays (FPGAs) with cloud computing instances is a rapidly emerging trend on commercial cloud computing platforms such as Amazon Web Services (AWS), Huawei cloud, and Alibaba cloud. Cloud FPGAs allow cloud users to build hardware accelerators to speed up the computation in the cloud. However, since the cloud FPGA technology is still in its infancy, the security implications of this integration of FPGAs in the cloud are not clear. In this paper, we survey the emerging field of cloud FPGA security, providing a comprehensive overview of the security issues related to cloud FPGAs, and highlighting future challenges in this research area

    A cryptographic module for hardware-constrained device

    Get PDF
    Tato bakalářská práce se věnuje popisu a implementaci šifry AES-128 jazykem VHDL. Rozebírá základy šifrování, architekturu FPGA a VHDL. Srovnává čipy FPGA a ASIC. Dále popisuje princip šifrování a dešifrování šifry AES-128 a rozebírá její jednotlivé bloky v procesu a periferie použité pro interakci s uživatelem. Praktická část pak popisuje vlastní tvorbu návrhu a ověřuje jeho funkčnost. Cílem práce je popsat šifru AES-128 a ověřit funkčnost návrhu pomocí simulace, dále zprovoznit jednotlivé periferie a zajistit jejich funkčnost a návaznost.This bachelor’s thesis focuses on the description and implementation of the AES-128 cipher using the VHDL language. It discusses the fundamentals of encryption, FPGA architecture, and VHDL. It compares FPGA and ASIC chips. Furthermore, it describes the principles of encryption and decryption of the AES-128 cipher and analyzes its individual blocks in the process and the peripherals used for user interaction. The practical part describes the actual design creation and verifies its functionality. The aim of the thesis is to describe the AES-128 cipher and verify the functionality of the design through simulation, as well as to activate and ensure the functionality and coherence of the individual peripherals
    corecore