7,357 research outputs found

    A Reconfigurable Tile-Based Architecture to Compute FFT and FIR Functions in the Context of Software-Defined Radio

    Get PDF
    Software-defined radio (SDR) is the term used for flexible radio systems that can deal with multiple standards. For an efficient implementation, such systems require appropriate reconfigurable architectures. This paper targets the efficient implementation of the most computationally intensive kernels of two significantly different standards, viz. Bluetooth and HiperLAN/2, on the same reconfigurable hardware. These kernels are FIR filtering and FFT. The designed architecture is based on a two-dimensional arrangement of 17 tiles. Each tile contains a multiplier, an adder, local memory and multiplexers allowing flexible communication with the neighboring tiles. The tile-base data path is complemented with a global controller and various memories. The design has been implemented in SystemC and simulated extensively to prove equivalence with a reference all-software design. It has also been synthesized and turns out to outperform significantly other reconfigurable designs with respect to speed and area

    An Evolvable Combinational Unit for FPGAs

    Get PDF
    A complete hardware implementation of an evolvable combinational unit for FPGAs is presented. The proposed combinational unit consisting of a virtual reconfigurable circuit and evolutionary algorithm was described in VHDL independently of a target platform, i.e. as a soft IP core, and realized in the COMBO6 card. In many cases the unit is able to evolve (i.e. to design) the required function automatically and autonomously, in a few seconds, only on the basis of interactions with an environment. A number of circuits were successfully evolved directly in the FPGA, in particular, 3-bit multipliers, adders, multiplexers and parity encoders. The evolvable unit was also tested in a simulated dynamic environment and used to design various circuits specified by randomly generated truth tables

    A novel FPGA-based evolvable hardware system based on multiple processing arrays

    Get PDF
    In this paper, an architecture based on a scalable and flexible set of Evolvable Processing arrays is presented. FPGA-native Dynamic Partial Reconfiguration (DPR) is used for evolution, which is done intrinsically, letting the system to adapt autonomously to variable run-time conditions, including the presence of transient and permanent faults. The architecture supports different modes of operation, namely: independent, parallel, cascaded or bypass mode. These modes of operation can be used during evolution time or during normal operation. The evolvability of the architecture is combined with fault-tolerance techniques, to enhance the platform with self-healing features, making it suitable for applications which require both high adaptability and reliability. Experimental results show that such a system may benefit from accelerated evolution times, increased performance and improved dependability, mainly by increasing fault tolerance for transient and permanent faults, as well as providing some fault identification possibilities. The evolvable HW array shown is tailored for window-based image processing applications

    Radio Frequency Interference Mitigation

    Full text link
    Radio astronomy observational facilities are under constant upgradation and development to achieve better capabilities including increasing the time and frequency resolutions of the recorded data, and increasing the receiving and recording bandwidth. As only a limited spectrum resource has been allocated to radio astronomy by the International Telecommunication Union, this results in the radio observational instrumentation being inevitably exposed to undesirable radio frequency interference (RFI) signals which originate mainly from terrestrial human activity and are becoming stronger with time. RFIs degrade the quality of astronomical data and even lead to data loss. The impact of RFIs on scientific outcome is becoming progressively difficult to manage. In this article, we motivate the requirement for RFI mitigation, and review the RFI characteristics, mitigation techniques and strategies. Mitigation strategies adopted at some representative observatories, telescopes and arrays are also introduced. We also discuss and present advantages and shortcomings of the four classes of RFI mitigation strategies, applicable at the connected causal stages: preventive, pre-detection, pre-correlation and post-correlation. The proper identification and flagging of RFI is key to the reduction of data loss and improvement in data quality, and is also the ultimate goal of developing RFI mitigation techniques. This can be achieved through a strategy involving a combination of the discussed techniques in stages. Recent advances in high speed digital signal processing and high performance computing allow for performing RFI excision of large data volumes generated from large telescopes or arrays in both real time and offline modes, aiding the proposed strategy.Comment: 26 pages, 10 figures, Chinese version accepted for publication in Acta Astronomica Sinica; English version to appear in Chinese Astronomy and Astrophysic

    Mixed-signal CNN array chips for image processing

    Get PDF
    Due to their local connectivity and wide functional capabilities, cellular nonlinear networks (CNN) are excellent candidates for the implementation of image processing algorithms using VLSI analog parallel arrays. However, the design of general purpose, programmable CNN chips with dimensions required for practical applications raises many challenging problems to analog designers. This is basically due to the fact that large silicon area means large development cost, large spatial deviations of design parameters and low production yield. CNN designers must face different issues to keep reasonable enough accuracy level and production yield together with reasonably low development cost in their design of large CNN chips. This paper outlines some of these major issues and their solutions

    Neuromorphic analogue VLSI

    Get PDF
    Neuromorphic systems emulate the organization and function of nervous systems. They are usually composed of analogue electronic circuits that are fabricated in the complementary metal-oxide-semiconductor (CMOS) medium using very large-scale integration (VLSI) technology. However, these neuromorphic systems are not another kind of digital computer in which abstract neural networks are simulated symbolically in terms of their mathematical behavior. Instead, they directly embody, in the physics of their CMOS circuits, analogues of the physical processes that underlie the computations of neural systems. The significance of neuromorphic systems is that they offer a method of exploring neural computation in a medium whose physical behavior is analogous to that of biological nervous systems and that operates in real time irrespective of size. The implications of this approach are both scientific and practical. The study of neuromorphic systems provides a bridge between levels of understanding. For example, it provides a link between the physical processes of neurons and their computational significance. In addition, the synthesis of neuromorphic systems transposes our knowledge of neuroscience into practical devices that can interact directly with the real world in the same way that biological nervous systems do

    HRVA - a velocity analysis technique for seismic data

    Get PDF
    A High-Resolution Velocity Analysis (HRVA) has been developed for the determination of the root-mean-square subsurface-velocity energy spectrum from gated seismic data which has been normal-moveout corrected. All calculations are performed in the frequency-space or frequency-wavenumber domain; seismic gates are transformed from the time-space domain via the Fast Fourier Transform algorithm. HRVA is not restricted to the investigation of apparent horizontal velocities which have associated stepout values that are integral multiples of the time sampling interval, as are the existing correlation techniques. The technique liberally exploits the inexistence of significant energy in the higher frequency harmonies of seismic data, resulting in a considerable time saving. The technique is illustrated with West Texas seismic data. The results are discussed as a means for deriving a more accurate rms sub-surface velocity function for NMO corrections and subsequent stacking, and as a means for various lithologic investigations. Several procedures are presented for effecting static corrections of the seismic data in conjunction with HRVA --Abstract, page ii
    corecore