2 research outputs found

    Non-Linear Capacitance of Si SJ MOSFETs in Resonant Zero Voltage Switching Applications

    Get PDF
    The parasitic capacitances of modern Si SJ MOSFETs are characterized by their non-linearity. At high voltages the total stored energy Eoss(VDC) in the output capacitance Coss(v) differs substantially from the energy in an equivalent linear capacitor Coss(tr) storing the same amount of charge. That difference requires the de nition of an additional equivalent linear capacitor Coss(er) storing the same amount of energy at a speci c voltage. However, the parasitic capacitances of current SiC and GaN devices have a more linear distribution of charge along the voltage. Moreover, the equivalent Coss(tr) and Coss(er) of SiC and GaN devices are smaller than the ones of a Si device with a similar Rds;on. In this work, the impact of the nonlinear distribution of charge in the performance and the design of resonant ZVS converters is analyzed. A Si SJ device is compared to a SiC device of equivalent Coss(tr), and to a GaN device of equivalent Coss(er), in single device topologies and half-bridge based topologies, in full ZVS and in partial or full hard-switching. A prototype of 3300 W resonant LLC DCDC converter, with nominal 400 V input to 52 V output, was designed and built to demonstrate the validity of the analysis

    A Practical Approach to the Design of a Highly Efficient PSFB DC-DC Converter for Server Applications

    Get PDF
    The phase shift full bridge (PSFB) is a widely known isolated DC-DC converter topology commonly used in medium to high power applications, and one of the best candidates for the front-end DC-DC converter in server power supplies. Since the server power supplies consume an enormous amount of power, the most critical issue is to achieve high efficiency. Several organizations promoting electrical energy efficiency, like the 80 PLUS, keep introducing higher efficiency certifications with growing requirements extending also to light loads. The design of a high efficiency PSFB converter is a complex problem with many degrees of freedom which requires of a sufficiently accurate modeling of the losses and of e cient design criteria. In this work a losses model of the converter is proposed as well as design guidelines for the efficiency optimization of PSFB converter. The model and the criteria are tested with the redesign of an existing reference PSFB converter of 1400 W for server applications, with wide input voltage range, nominal 400 V input and 12 V output; achieving 95.85% of efficiency at 50% of the load. A new optimized prototype of PSFB was built with the same specifications, achieving a peak efficiency of 96.68% at 50% of the load.This research was financed by Infineon Technologies AG
    corecore