8,347 research outputs found
A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Receiver and Antennas
In this paper, we present the receiver and the on-chip antenna sections of a fully integrated 77-GHz four-element phased-array transceiver with on-chip antennas in silicon. The receiver section of the chip includes the complete down-conversion path comprising low-noise amplifier (LNA), frequency synthesizer, phase rotators, combining amplifiers, and on-chip dipole antennas. The signal combining is performed using a novel distributed active combining amplifier at an IF of 26 GHz. In the LO path, the output of the 52-GHz VCO is routed to different elements and can be phase shifted locally by the phase rotators. A silicon lens on the backside is used to reduce the loss due to the surface-wave power of the silicon substrate. Our measurements show a single-element LNA gain of 23 dB and a noise figure of 6.0 dB. Each of the four receive paths has a gain of 37 dB and a noise figure of 8.0 dB. Each on-chip antenna has a gain of +2 dBi
High Dynamic Range RF Front End with Noise Cancellation and Linearization for WiMAX Receivers
This research deals with verification of the high dynamic range for a heterodyne radio frequency (RF) front end. A 2.6 GHz RF front end is designed and implemented in a hybrid microwave integrated circuit (HMIC) for worldwide interoperability for microwave access (WiMAX) receivers. The heterodyne RF front end consists of a low-noise amplifier (LNA) with noise cancellation, an RF bandpass filter (BPF), a downconverter with linearization, and an intermediate frequency (IF) BPF. A noise canceling technique used in the low-noise amplifier eliminates a thermal noise and then reduces the noise figure (NF) of the RF front end by 0.9 dB. Use of a downconverter with diode linearizer also compensates for gain compression, which increases the input-referred third-order intercept point (IIP3) of the RF front end by 4.3 dB. The proposed method substantially increases the spurious-free dynamic range (DRf) of the RF front end by 3.5 dB
The Future of High Frequency Circuit Design
The cut-off wavelengths of integrated silicon transistors have
exceeded the die sizes of the chips being fabricated with them.
Combined with the ability to integrate billions of transistors on
the same die, this size-wavelength cross-over has produced a
unique opportunity for a completely new class of holistic circuit
design combining electromagnetics, device physics, circuits, and
communication system theory in one place. In this paper, we discuss
some of these opportunities and their associated challenges
in greater detail and provide a few of examples of how they can
be used in practice
Multi-Gigabit Wireless data transfer at 60 GHz
In this paper we describe the status of the first prototype of the 60 GHz
wireless Multi-gigabit data transfer topology currently under development at
University of Heidelberg using IBM 130 nm SiGe HBT BiCMOS technology. The 60
GHz band is very suitable for high data rate and short distance applications as
for example needed in the HEP experments. The wireless transceiver consist of a
transmitter and a receiver. The transmitter includes an On-Off Keying (OOK)
modulator, an Local Oscillator (LO), a Power Amplifier (PA) and a BandPass
Filter (BPF). The receiver part is composed of a BandPass- Filter (BPF), a Low
Noise Amplifier (LNA), a double balanced down-convert Gilbert mixer, a Local
Oscillator (LO), then a BPF to remove the mixer introduced noise, an
Intermediate Amplifier (IF), an On-Off Keying demodulator and a limiting
amplifier. The first prototype would be able to handle a data-rate of about 3.5
Gbps over a link distance of 1 m. The first simulations of the LNA show that a
Noise Figure (NF) of 5 dB, a power gain of 21 dB at 60 GHz with a 3 dB
bandwidth of more than 20 GHz with a power consumption 11 mW are achieved.
Simulations of the PA show an output referred compression point P1dB of 19.7 dB
at 60 GHz.Comment: Proceedings of the WIT201
Mask Programmable CMOS Transistor Arrays for Wideband RF Integrated Circuits
A mask programmable technology to implement RF and microwave integrated circuits using an array of standard 90-nm CMOS transistors is presented. Using this technology, three wideband amplifiers with more than 15-dB forward transmission gain operating in different frequency bands inside a 4-22-GHz range are implemented. The amplifiers achieve high gain-bandwidth products (79-96 GHz) despite their standard multistage designs. These amplifiers are based on an identical transistor array interconnected with application specific coplanar waveguide (CPW) transmission lines and on-chip capacitors and resistors. CPW lines are implemented using a one-metal-layer post-processing technology over a thick Parylene-N (15 mum ) dielectric layer that enables very low loss lines (~0.6 dB/mm at 20 GHz) and high-performance CMOS amplifiers. The proposed integration approach has the potential for implementing cost-efficient and high-performance RF and microwave circuits with a short turnaround time
- âŠ