4 research outputs found

    Area efficient parallel lfsr for cyclic redundancy check

    Get PDF
    Cyclic Redundancy Check (CRC), code for error detection finds many applications in the field of digital communication, data storage, control system and data compression. CRC encoding operation is carried out by using a Linear Feedback Shift Register (LFSR). Serial implementation of CRC requires more clock cycles which is equal to data message length plus generator polynomial degree but in parallel implementation of CRC one clock cycle is required if a whole data message is applied at a time. In previous work related to parallel LFSR, hardware complexity of the architecture reduced using a technique named state space transformation. This paper presents detailed explaination of search algorithm implementation and technique to find number of XOR gates required for different CRC algorithms. This paper presents a searching algorithm and new technique to find the number of XOR gates required for different CRC algorithms. The comparison between proposed and previous architectures shows that the number of XOR gates are reduced for CRC algorithms which improve the hardware efficiency. Searching algorithm and all the matrix computations have been performed using MATLAB simulations

    An Optimization Technique for CRC Generation

    Get PDF
    Abstract: In networking environments, the cyclic redundancy check (CRC) is widely utilized to determine whether errors have been introduced during transmissions over physical links. In this paper, we present a fast cyclic redundancy check (CRC) algorithm that performs CRC computation for an arbitrary length of message in parallel. This paper proposes 64 bits parallel CRC architecture based on F matrix with order of generator polynomial is 32 and showed CRC-64 is having less latency and high throughput compared to CRC-32 parallel architecture through Xilinx Simulator

    Transmission of compressed images over power line channel

    Get PDF
    In the telecommunications industry, the use of existing power lines has drawn the attention of many researchers in the recent years. PLC suffers from impulsive noise that can affect data transmission by causing bit or burst errors. In this thesis, PLC channel was used as a transmission scheme to transmit compressed still images using FFT-OFDM. When lossy compression is applied to an image, a small loss of quality in the compressed image is tolerated. One of the challenging tasks in image compression and transmission is the trade-off between compression ratio and image quality. Therefore, we utilized the latest developments in quality assessment techniques, SSIM, to adaptively optimize this trade-off to the type of image application which the compression is being used for. A comparison between different compression techniques, namely, discrete cosine transform (DCT), discrete wavelet transform (DWT), and block truncation coding (BTC) was carried out. The performance criteria for our compression methods include the compression ratio, relative root-meansquared (RMS) error of the received data, and image quality evaluation via structural similarity index (SSIM). Every link in a powerline has its own attenuation profile depending on the length, layout, and cable types. Also, the influences of multipath fading due to reflections at branching point vary the attenuation profile of the link. As a result, we observed the effect of different parameters of the PLC channel based on the number of paths, and length of link on the quality of the image. Simulations showed that the image quality is highly affected by the interaction of the distance of PLC channel link and the number of multipath reflections. The PLC channel is assumed to be subjected to Gaussian and impulsive noises. There are two types of impulsive noise: asynchronous impulsive noise and periodic impulsive noise synchronous to the mains frequency. BER analysis was performed to compare the performance of the channel for the two types of impulsive noise under three impulsive scenarios. The first scenario is named as "heavily disturbed" and it was measured during the evening hours in a transformer substation in an industrial area. The second scenario is named as "moderately disturbed" and was recorded in a transformer substation in a residential area with detached and terraced houses. The third scenario is named as "weakly disturbed" and was recorded during night-time in an apartment located in a large building. The experiments conducted showed that both types of noise performed similarly in the three impulsive noise scenarios. We implemented Bose-Chaudhuri-Hocquenghen (BCH) coding to study the performance of Power Line Channel (PLC) impaired by impulsive noise and AWGN. BCH codes and RS codes are related and their decoding algorithms are quite similar. A comparison was made between un-coded system and BCH coding system. The performance of the system is assessed by the quality of the image for different sizes of BCH encoder, in three different impulsive environments. Simulation results showed that with BCH coding, the performance of the PLC system has improved dramatically in all three impulsive scenarios
    corecore