CORE

🇺🇦   make metadata, not war

    3 research outputs found

    Prelayout interconnect yield prediction

    Author
    Publication venue
    'Institute of Electrical and Electronics Engineers (IEEE)'
    Publication date
    Field of study
    Full text link
    Crossref

    Efficient critical area extraction for photolithographically defined patterns on ICs

    Author
    Publication venue
    The University of Edinburgh
    Publication date
    Field of study
    Get PDF
    Edinburgh Research Archive

    Yield modeling for deep sub-micron IC design

    Author
    Publication venue
    Arts & Boeve Publishers
    Publication date
    Field of study
    Get PDF
    Repository TU/e
    Pure OAI Repository
    corecore