581 research outputs found
Recommended from our members
Enabling fast hierarchical heavy hitter detection using programmable data planes
© 2017 Copyright held by the owner/author(s). Measuring and monitoring network traffic is a fundamental aspect in network management. This poster is a first step towards an SDN solution using an event triggered approach to support advanced monitoring dataplane capabilities. Leveraging P4 programmability, we built a solution to inform a remote controller about the detected hierarchical heavy hitters, thus minimizing control plane overheads
Enabling event-triggered data plane monitoring
We propose a push-based approach to network monitoring that allows the detection, within the dataplane, of traffic aggregates. Notifications from the switch to the controller are sent only if required, avoiding the transmission or processing of unnecessary data. Furthermore, the dataplane iteratively refines the responsible IP prefixes, allowing the controller to receive information with a flexible granularity. We implemented our solution, Elastic Trie, in P4 and for two different FPGA devices. We evaluated it with packet traces from an ISP backbone. Our approach can spot changes in the traffic patterns and detect (with 95% of accuracy) either hierarchical heavy hitters with less than 8KB or superspreaders with less than 300KB of memory, respectively. Additionally, it reduces controller-dataplane communication overheads by up to two orders of magnitude with respect to state-of-the-art solutions
HH-IPG: Leveraging Inter-Packet Gap Metrics in P4 Hardware for Heavy Hitter Detection
The research community has recently proposed several solutions based on modern programmable switches to detect entirely in the data plane the flows exceeding pre-determined thra eshold in a time window, i.e., Heavy Hitters (HH). This is commonly achieved by dividing the network stream into fixed time slots and identifying each separately without considering the traffic trends from previous intervals. In this work, we show that using specified time windows can lead to high inaccuracies. We make a case for rethinking how switches analyze the incoming packets and propose to leverage per-flow Inter Packet Gap (IPG) analytics instead of using flow counters for HH detection. We propose an algorithm and present a P4 pipeline design using this new metric in mind. We implement our solution on P4 hardware and experimentally evaluate it against real traffic traces. We show that our results are more accurate than related work by up to 20% while reducing the control channel overhead by up to two orders of magnitude. Finally, we showcase a QoS-oriented application of the proposed dataplane-only IPG-based HH detection in a mobile network scenario
Efficient Measurement on Programmable Switches Using Probabilistic Recirculation
Programmable network switches promise flexibility and high throughput,
enabling applications such as load balancing and traffic engineering. Network
measurement is a fundamental building block for such applications, including
tasks such as the identification of heavy hitters (largest flows) or the
detection of traffic changes.
However, high-throughput packet processing architectures place certain
limitations on the programming model, such as restricted branching, limited
capability for memory access, and a limited number of processing stages. These
limitations restrict the types of measurement algorithms that can run on
programmable switches. In this paper, we focus on the RMT programmable
high-throughput switch architecture, and carefully examine its constraints on
designing measurement algorithms. We demonstrate our findings while solving the
heavy hitter problem.
We introduce PRECISION, an algorithm that uses \emph{Probabilistic
Recirculation} to find top flows on a programmable switch. By recirculating a
small fraction of packets, PRECISION simplifies the access to stateful memory
to conform with RMT limitations and achieves higher accuracy than previous
heavy hitter detection algorithms that avoid recirculation. We also analyze the
effect of each architectural constraint on the measurement accuracy and provide
insights for measurement algorithm designers.Comment: To appear in IEEE ICNP 201
- …