FSM fault models impact on test performances

Aim of this paper is the analysis of different functional fault models for multi-level implementations of sequential circuits. The relationships between functional and gate level fault coverage are fully discussed