BIST Architecture to Detect Defects in TSVs During Pre-Bond Testing

built-in self test integrated circuit testing three-dimensional integrated circuitsThrough Silicon Vias (TSVs) are critical elements in three dimensional integrated circuits (3-D ICs). The detection of defective TSVs in the earliest process step is of major concern. Hence, testing TSVs is usually done at different stages of the fabrication process. In this context, this work proposes a simple pre-bond GIST architecture to improve the detection of hard and weak defect