141,420 research outputs found
Heterocyst placement strategies to maximize growth of cyanobacterial filaments
Under conditions of limited fixed-nitrogen, some filamentous cyanobacteria
develop a regular pattern of heterocyst cells that fix nitrogen for the
remaining vegetative cells. We examine three different heterocyst placement
strategies by quantitatively modelling filament growth while varying both
external fixed-nitrogen and leakage from the filament. We find that there is an
optimum heterocyst frequency which maximizes the growth rate of the filament;
the optimum frequency decreases as the external fixed-nitrogen concentration
increases but increases as the leakage increases. In the presence of leakage,
filaments implementing a local heterocyst placement strategy grow significantly
faster than filaments implementing random heterocyst placement strategies. With
no extracellular fixed-nitrogen, consistent with recent experimental studies of
Anabaena sp. PCC 7120, the modelled heterocyst spacing distribution using our
local heterocyst placement strategy is qualitatively similar to experimentally
observed patterns. As external fixed-nitrogen is increased, the spacing
distribution for our local placement strategy retains the same shape while the
average spacing between heterocysts continuously increases.Comment: This is an author-created, un-copyedited version of an article
accepted for publication in Physical Biology. IOP Publishing Ltd is not
responsible for any errors or omissions in this version of the manuscript or
any version derived from it. The definitive publisher-authenticated version
will be available onlin
Recommended from our members
Automatic synthesis of analog layout : a survey
A review of recent research in the automatic synthesis of physical geometry for analog integrated circuits is presented. On introduction, an explanation of the difficulties involved in analog layout as opposed to digital layout is covered. Review of the literature then follows. Emphasis is placed on the exposition of general methods for addressing problems specific to analog layout, with the details of specific systems only being given when they surve to illustrate these methods well. The conclusion discusses problems remaining and offers a prediction as to how technology will evolve to solve them. It is argued that although progress has been and will continue to be made in the automation of analog IC layout, due to fundamental differences in the nature of analog IC design as opposed to digital design, it should not be expected that the level of automation of the former will reach that of the latter any time soon
Recommended from our members
Survey of partitioning techniques in silicon compilation
In the silicon compilation design process, partitioning is usually the first problem to be investigated because partitioning algorithms form the backbone of many algorithms including: system synthesis, processor synthesis, floorplanning, and placement. In this survey, several partitioning techniques will be examined. In addition, this paper will review the partitioning algorithms used by synthesis systems at different design levels
Placement driven retiming with a coupled edge timing model
Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear, whether the predicted performance improvement will still be valid after placement has been performed. This paper presents a new retiming algorithm using a highly accurate timing model taking into account the effect of retiming on capacitive loads of single wires as well as fanout systems. We propose the integration of retiming into a timing-driven standard cell placement environment based on simulated annealing. Retiming is used as an optimization technique throughout the whole placement process. The experimental results show the benefit of the proposed approach. In comparison with the conventional design flow based on standard FEAS our approach achieved an improvement in cycle time of up to 34% and 17% on the average
Recommended from our members
SLAM : an automated structure to layout synthesis system
SLAM is a structure to layout synthesis system. It incorporates parameterisable bit-sliced and glue-logic generators to produce high density layout. In this paper, we describe a sliced layout architecture and SLAM system. In addition, we present partitioning algorithms for generating the floorplan for such an architecture. The algorithms partition the netlist into component sets best suited for different layout styles such as bit-sliced or strip-oriented logic. Each group is partitioned further into clusters to achieve better area utilization. Several experiments demonstrate that highly dense layouts can be achieved by using these algorithms with the sliced layout architecture
Recommended from our members
A new partitioning approach for layout synthesis from register-transfer netlists
Most of the IC today are described and documented using heiarchical netlists. In addition to gates, latches, and flip-flops, these netlists include sliceable register-transfer components such as registers, counters, adders, ALUs, shifters, register files, and multiplexers. Usually, these components are decomposed into basic gates, latches, and flip-flops, and are laid out using standard cells. The standard cell architecture requires excessive routing area, and does not exploit the bit-sliced nature of register-transfer components. In this paper, we present a new sliced-layout architecture to alleviate the preceding problems. We also describe partitioning algorithms that are used to generate the floorplan for this layout architecture. The partitioning algorithms not only select the best suited layout style for each component, but also consider critical paths, I/O pin locations, and connections between blocks. This approach improves the overall area utilization and minimizes the total wire length
- …