429 research outputs found
Threshold-Based Fast Successive-Cancellation Decoding of Polar Codes
Fast SC decoding overcomes the latency caused by the serial nature of the SC
decoding by identifying new nodes in the upper levels of the SC decoding tree
and implementing their fast parallel decoders. In this work, we first present a
novel sequence repetition node corresponding to a particular class of bit
sequences. Most existing special node types are special cases of the proposed
sequence repetition node. Then, a fast parallel decoder is proposed for this
class of node. To further speed up the decoding process of general nodes
outside this class, a threshold-based hard-decision-aided scheme is introduced.
The threshold value that guarantees a given error-correction performance in the
proposed scheme is derived theoretically. Analysis and hardware implementation
results on a polar code of length with code rates , , and
show that our proposed algorithm reduces the required clock cycles by up
to , and leads to a improvement in the maximum operating frequency
compared to state-of-the-art decoders without tangibly altering the
error-correction performance. In addition, using the proposed threshold-based
hard-decision-aided scheme, the decoding latency can be further reduced by
at ~dB.Comment: 14 pages, 8 figures, 5 tables, submitted to IEEE Transactions on
Communication
Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels
A method is proposed, called channel polarization, to construct code
sequences that achieve the symmetric capacity of any given binary-input
discrete memoryless channel (B-DMC) . The symmetric capacity is the highest
rate achievable subject to using the input letters of the channel with equal
probability. Channel polarization refers to the fact that it is possible to
synthesize, out of independent copies of a given B-DMC , a second set of
binary-input channels such that, as becomes
large, the fraction of indices for which is near 1
approaches and the fraction for which is near 0
approaches . The polarized channels are
well-conditioned for channel coding: one need only send data at rate 1 through
those with capacity near 1 and at rate 0 through the remaining. Codes
constructed on the basis of this idea are called polar codes. The paper proves
that, given any B-DMC with and any target rate , there
exists a sequence of polar codes such that
has block-length , rate , and probability of
block error under successive cancellation decoding bounded as P_{e}(N,R) \le
\bigoh(N^{-\frac14}) independently of the code rate. This performance is
achievable by encoders and decoders with complexity for each.Comment: The version which appears in the IEEE Transactions on Information
Theory, July 200
Algorithm Development and VLSI Implementation of Energy Efficient Decoders of Polar Codes
With its low error-floor performance, polar codes attract significant attention as the potential standard error correction code (ECC) for future communication and data storage. However, the VLSI implementation complexity of polar codes decoders is largely influenced by its nature of in-series decoding. This dissertation is dedicated to presenting optimal decoder architectures for polar codes. This dissertation addresses several structural properties of polar codes and key properties of decoding algorithms that are not dealt with in the prior researches. The underlying concept of the proposed architectures is a paradigm that simplifies and schedules the computations such that hardware is simplified, latency is minimized and bandwidth is maximized.
In pursuit of the above, throughput centric successive cancellation (TCSC) and overlapping path list successive cancellation (OPLSC) VLSI architectures and express journey BP (XJBP) decoders for the polar codes are presented.
An arbitrary polar code can be decomposed by a set of shorter polar codes with special characteristics, those shorter polar codes are referred to as constituent polar codes. By exploiting the homogeneousness between decoding processes of different constituent polar codes, TCSC reduces the decoding latency of the SC decoder by 60% for codes with length n = 1024. The error correction performance of SC decoding is inferior to that of list successive cancellation decoding. The LSC decoding algorithm delivers the most reliable decoding results; however, it consumes most hardware resources and decoding cycles. Instead of using multiple instances of decoding cores in the LSC decoders, a single SC decoder is used in the OPLSC architecture. The computations of each path in the LSC are arranged to occupy the decoder hardware stages serially in a streamlined fashion. This yields a significant reduction of hardware complexity. The OPLSC decoder has achieved about 1.4 times hardware efficiency improvement compared with traditional LSC decoders. The hardware efficient VLSI architectures for TCSC and OPLSC polar codes decoders are also introduced.
Decoders based on SC or LSC algorithms suffer from high latency and limited throughput due to their serial decoding natures. An alternative approach to decode the polar codes is belief propagation (BP) based algorithm. In BP algorithm, a graph is set up to guide the beliefs propagated and refined, which is usually referred to as factor graph. BP decoding algorithm allows decoding in parallel to achieve much higher throughput. XJBP decoder facilitates belief propagation by utilizing the specific constituent codes that exist in the conventional factor graph, which results in an express journey (XJ) decoder. Compared with the conventional BP decoding algorithm for polar codes, the proposed decoder reduces the computational complexity by about 40.6%. This enables an energy-efficient hardware implementation. To further explore the hardware consumption of the proposed XJBP decoder, the computations scheduling is modeled and analyzed in this dissertation. With discussions on different hardware scenarios, the optimal scheduling plans are developed. A novel memory-distributed micro-architecture of the XJBP decoder is proposed and analyzed to solve the potential memory access problems of the proposed scheduling strategy. The register-transfer level (RTL) models of the XJBP decoder are set up for comparisons with other state-of-the-art BP decoders. The results show that the power efficiency of BP decoders is improved by about 3 times
- …