2 research outputs found

    A faster distributed arithmetic architecture for FPGAs

    Get PDF

    A Comparison of FPGA Implementations of Bit-Level and Word-Level Matrix Multipliers

    No full text
    corecore