CORE
🇺🇦
make metadata, not war
Services
Services overview
Explore all CORE services
Access to raw data
API
Dataset
FastSync
Content discovery
Recommender
Discovery
OAI identifiers
OAI Resolver
Managing content
Dashboard
Bespoke contracts
Consultancy services
Support us
Support us
Membership
Sponsorship
Community governance
Advisory Board
Board of supporters
Research network
About
About us
Our mission
Team
Blog
FAQs
Contact us
Filters
1 research outputs found
A 1‐bit full adder using CNFET based dual chirality high speed domino logic
Author
Anis
Asyaei
+28 more
Dadashi
Deng
Garg
Garg
Garg
Garg
Garg
Gong
Gupta
Gupta
Hajare
Javey
Lin
Mahmoodi
Mahor
Moaiyeri
Moaiyeri
Moradi
Muralidharan
Nan
Peiravi
Peiravi
Peng
Qin
Roy
Sayed
Sun
Wang
Publication venue
'Wiley'
Publication date
Field of study
No full text
Crossref