Flight-Safe Inference: SVD-Compressed LSTM Acceleration for Real-Time UAV Engine Monitoring Using Custom FPGA Hardware Architecture

Priya, Sreevalliputhuru Siri; Sanjana, Penneru Shaswathi; Yanamala, Rama Muni Reddy; Amar Raj, Rayappa David; Pallakonda, Archana; Napoli, Christian; Randieri, Cristian

research article

oai:iris.uniecampus.it:11389/74395

Flight-Safe Inference: SVD-Compressed LSTM Acceleration for Real-Time UAV Engine Monitoring Using Custom FPGA Hardware Architecture

Authors: Sreevalliputhuru Siri Priya
Penneru Shaswathi Sanjana
Rama Muni Reddy Yanamala
Rayappa David Amar Raj
Archana Pallakonda
Christian Napoli
Cristian Randieri
Publication date: 1 January 2025
Publisher
Doi

Abstract

Abstract is not available.

info:eu-repo/semantics/article

Similar works

Full text

Archivio istituzionale della ricerca - eCampus Università Telematica

oai:iris.uniecampus.it:11389/7...

Last time updated on 10/09/2025

This paper was published in Archivio istituzionale della ricerca - eCampus Università Telematica.

Having an issue?

Is data on this page outdated, violates copyrights or anything else? Report the problem now and we will take corresponding actions after reviewing your request.