Adetomi, Adewale

Arslan, Tughrul

Enemali, Godwin ilemona

Runtime relocation of circuits on field-programmable gate arrays (FPGAs) has been proposed for achieving many desirable features including fault tolerance, defragmentation, and system load balancing. However, the changes in the architectural composition of FPGAs have made relocation more challenging mainly because FPGAs have become more heterogeneous. Previous and state-of-the-art circuit relocation systems on FPGAs have relied only on direct bitstream relocation which requires the source and destination resource layouts to be the same, as well as access to the design bitstream for manipulation. Hence, their efficiency on modern heterogeneous chips greatly reduces, and mostly cannot be applied to encrypted bitstreams of intellectual property blocks. In this brief, we present a circuit relocator which augments direct bitstream relocation with a functionality-based relocation scheme. We demonstrate the feasibility of the proposed technique using a CORDIC application and show that an average of over 2.6-fold increase in the number of relocations can be obtained compared to only direct bitstream relocation at the expense of a small memory overhead and manageable relocation time for this case study

Edinburgh Research Explorer

A Functionality-Based Runtime Relocation System for Circuits on Heterogeneous FPGAs

Godwin Enemali

Adewale Adetomi

Gopalakrishnan Seetharaman

Tughrul Arslan

Crossref

IEEE Transactions on Circuits & Systems II Express Briefs

https://www.pure.ed.ac.uk/ws/files/57940652/A_Functionality_Relocator_for_heterogenous_FPGAs_TCAS_II_FinalRevision.pdf

A Functionality-Based Runtime Relocation System for Circuits on Heterogeneous FPGAs

Abstract

Similar works

Full text

Available Versions

Edinburgh Research Explorer

Crossref